aboutsummaryrefslogtreecommitdiffstats
path: root/CHANGELOG
diff options
context:
space:
mode:
Diffstat (limited to 'CHANGELOG')
-rw-r--r--CHANGELOG26
1 files changed, 25 insertions, 1 deletions
diff --git a/CHANGELOG b/CHANGELOG
index 70a910724..08b721bc2 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -2,11 +2,35 @@
List of major changes and improvements between releases
=======================================================
-Yosys 0.23 .. Yosys 0.23-dev
+Yosys 0.25 .. Yosys 0.25-dev
--------------------------
+Yosys 0.24 .. Yosys 0.25
+--------------------------
+ * Verific support
+ - Respect "noblackbox" attribute for modules.
+
+ * Various
+ - Documentation is hosted at https://yosyshq.readthedocs.io/projects/yosys/en/latest/
+
+Yosys 0.23 .. Yosys 0.24
+--------------------------
+ * New commands and options
+ - Added option "-set-def-formal" to "sat" pass.
+ - Added option "-s" to "tee" command.
+
* Verilog
- Support for module-scoped identifiers referring to tasks and functions.
+ - Support for arrays with swapped ranges within structs.
+
+ * Verific support
+ - Support for importing verilog configurations per name.
+ - "verific -set-XXXXX" commands are now able to set severity to all messages
+ of certain type (errors, warnings, infos and comments)
+
+ * Various
+ - TCL shell support (use "yosys -C")
+ - Added FABulous eFPGA frontend
Yosys 0.22 .. Yosys 0.23
--------------------------