diff options
| author | clairexen <claire@symbioticeda.com> | 2020-08-20 16:19:37 +0200 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2020-08-20 16:19:37 +0200 |
| commit | 16bb3fc8bb11b6d373d0e2685b7d1fb38a306de0 (patch) | |
| tree | c14fb0b50ad107d53b58addc92300046d01ee80b /tests | |
| parent | 1cdb533fa58c8dbb6f8e45665a89134f5184ed40 (diff) | |
| parent | e89cc9c02fc5d9ff2a6eedc524e7c0420666ac22 (diff) | |
| download | yosys-16bb3fc8bb11b6d373d0e2685b7d1fb38a306de0.tar.gz yosys-16bb3fc8bb11b6d373d0e2685b7d1fb38a306de0.tar.bz2 yosys-16bb3fc8bb11b6d373d0e2685b7d1fb38a306de0.zip | |
Merge pull request #2326 from YosysHQ/mwk/peeopt-muldiv-sign
peepopt.muldiv: Add a signedness check.
Diffstat (limited to 'tests')
| -rw-r--r-- | tests/opt/bug2318.ys | 12 |
1 files changed, 12 insertions, 0 deletions
diff --git a/tests/opt/bug2318.ys b/tests/opt/bug2318.ys new file mode 100644 index 000000000..9de6f88ec --- /dev/null +++ b/tests/opt/bug2318.ys @@ -0,0 +1,12 @@ +read_verilog <<EOT +module t(input [3:0] A, input [3:0] B, output signed [3:0] Y); + +wire [7:0] P = A * B; +wire signed [7:0] SP = P; +wire signed [3:0] SB = B; +assign Y = SP / SB; + +endmodule +EOT + +equiv_opt -assert peepopt |