diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-09-29 11:26:22 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-09-29 11:26:22 -0700 |
| commit | 8474c5b366660153cae03a9de4af8e1ed809856d (patch) | |
| tree | cd157ab16b528565ced19f422ffece1c6110f53e /tests/xilinx/mul_unsigned.ys | |
| parent | ce0631c371f69f0132ea9ee4bc8f5ee576dbb1a3 (diff) | |
| parent | b3d8a60cbd94176076f23c4ea6c94ec24e6773e0 (diff) | |
| download | yosys-8474c5b366660153cae03a9de4af8e1ed809856d.tar.gz yosys-8474c5b366660153cae03a9de4af8e1ed809856d.tar.bz2 yosys-8474c5b366660153cae03a9de4af8e1ed809856d.zip | |
Merge pull request #1359 from YosysHQ/xc7dsp
DSP inference for Xilinx (improved for ice40, initial support for ecp5)
Diffstat (limited to 'tests/xilinx/mul_unsigned.ys')
| -rw-r--r-- | tests/xilinx/mul_unsigned.ys | 10 |
1 files changed, 10 insertions, 0 deletions
diff --git a/tests/xilinx/mul_unsigned.ys b/tests/xilinx/mul_unsigned.ys new file mode 100644 index 000000000..77990bd68 --- /dev/null +++ b/tests/xilinx/mul_unsigned.ys @@ -0,0 +1,10 @@ +read_verilog mul_unsigned.v +proc +hierarchy -top mul_unsigned +equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check +design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) +cd mul_unsigned # Constrain all select calls below inside the top module +select -assert-count 1 t:BUFG +select -assert-count 1 t:DSP48E1 +select -assert-count 30 t:FDRE +select -assert-none t:DSP48E1 t:FDRE t:BUFG %% t:* %D |