aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2019-08-13 10:29:42 +0100
committerDavid Shah <dave@ds0.me>2019-08-13 10:29:42 +0100
commitedff79a25a802e5b1816608b48e3ac335ad87147 (patch)
tree6861705224dcd8c0d3165a4316b0559b3a211ab7 /techlibs
parentf890cfb63b71ae7b09e19c290ec70c358dcbe9cd (diff)
downloadyosys-edff79a25a802e5b1816608b48e3ac335ad87147.tar.gz
yosys-edff79a25a802e5b1816608b48e3ac335ad87147.tar.bz2
yosys-edff79a25a802e5b1816608b48e3ac335ad87147.zip
xilinx: Rework labels for faster Verilator testing
Signed-off-by: David Shah <dave@ds0.me>
Diffstat (limited to 'techlibs')
-rw-r--r--techlibs/xilinx/synth_xilinx.cc6
1 files changed, 5 insertions, 1 deletions
diff --git a/techlibs/xilinx/synth_xilinx.cc b/techlibs/xilinx/synth_xilinx.cc
index 265cee6d6..546d67337 100644
--- a/techlibs/xilinx/synth_xilinx.cc
+++ b/techlibs/xilinx/synth_xilinx.cc
@@ -255,7 +255,7 @@ struct SynthXilinxPass : public ScriptPass
run(stringf("hierarchy -check %s", top_opt.c_str()));
}
- if (check_label("coarse")) {
+ if (check_label("prepare")) {
run("proc");
if (flatten || help_mode)
run("flatten", "(with '-flatten')");
@@ -283,7 +283,9 @@ struct SynthXilinxPass : public ScriptPass
}
run("techmap -map +/cmp2lut.v -D LUT_WIDTH=6");
+ }
+ if (check_label("dsp")) {
if (!nodsp || help_mode) {
// NB: Xilinx multipliers are signed only
run("techmap -map +/mul2dsp.v -map +/xilinx/dsp_map.v -D DSP_A_MAXWIDTH=25 -D DSP_B_MAXWIDTH=18 -D DSP_SIGNEDONLY=1 -D DSP_NAME=$__MUL25X18", "(skip if '-nodsp')");
@@ -292,7 +294,9 @@ struct SynthXilinxPass : public ScriptPass
run("xilinx_dsp", " (skip if '-nodsp')");
run("chtype -set $mul t:$__soft_mul"," (skip if '-nodsp')");
}
+ }
+ if (check_label("coarse")) {
run("alumacc");
run("share");
run("opt");