diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-04-16 11:21:03 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-04-16 11:21:03 -0700 |
| commit | 3ac4977b70a373cdabaa72e5f08050f49a3d4046 (patch) | |
| tree | 282759aaef55ee6a1899ff1000094ae692a34e91 /techlibs | |
| parent | b89bb744529fc8a5e4cd38522f86a797117f2abc (diff) | |
| download | yosys-3ac4977b70a373cdabaa72e5f08050f49a3d4046.tar.gz yosys-3ac4977b70a373cdabaa72e5f08050f49a3d4046.tar.bz2 yosys-3ac4977b70a373cdabaa72e5f08050f49a3d4046.zip | |
Add +/xilinx/cells_box.v containing models for ABC boxes
Diffstat (limited to 'techlibs')
| -rw-r--r-- | techlibs/xilinx/Makefile.inc | 1 | ||||
| -rw-r--r-- | techlibs/xilinx/cells_box.v | 10 |
2 files changed, 11 insertions, 0 deletions
diff --git a/techlibs/xilinx/Makefile.inc b/techlibs/xilinx/Makefile.inc index 432bb0770..43be55d51 100644 --- a/techlibs/xilinx/Makefile.inc +++ b/techlibs/xilinx/Makefile.inc @@ -31,6 +31,7 @@ $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/arith_map.v)) $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/ff_map.v)) $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lut_map.v)) $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells.box)) +$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_box.v)) $(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells.lut)) $(eval $(call add_gen_share_file,share/xilinx,techlibs/xilinx/brams_init_36.vh)) diff --git a/techlibs/xilinx/cells_box.v b/techlibs/xilinx/cells_box.v new file mode 100644 index 000000000..7805e6306 --- /dev/null +++ b/techlibs/xilinx/cells_box.v @@ -0,0 +1,10 @@ +(* abc_box_id = 1 *) +module MUXF7(output O, input I0, I1, S); + assign O = S ? I1 : I0; +endmodule + +(* abc_box_id = 2 *) +module MUXF8(output O, input I0, I1, S); + assign O = S ? I1 : I0; +endmodule + |