diff options
| author | Marcin Kościelnicki <mwk@0x04.net> | 2020-02-04 15:35:47 +0100 |
|---|---|---|
| committer | Marcelina Kościelnicka <mwk@0x04.net> | 2020-02-07 01:00:29 +0100 |
| commit | 30854b9c7f23e2817a445761022668d6b0f7c0ef (patch) | |
| tree | 83471ee10f31862015bab189c3684ade82e23c47 /techlibs/xilinx/xc7_xcu_brams.txt | |
| parent | 95c46ccc555769cd9d24bae27e0b7264f06e3d66 (diff) | |
| download | yosys-30854b9c7f23e2817a445761022668d6b0f7c0ef.tar.gz yosys-30854b9c7f23e2817a445761022668d6b0f7c0ef.tar.bz2 yosys-30854b9c7f23e2817a445761022668d6b0f7c0ef.zip | |
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
Diffstat (limited to 'techlibs/xilinx/xc7_xcu_brams.txt')
| -rw-r--r-- | techlibs/xilinx/xc7_xcu_brams.txt | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/techlibs/xilinx/xc7_xcu_brams.txt b/techlibs/xilinx/xc7_xcu_brams.txt index c63218ae1..650367abf 100644 --- a/techlibs/xilinx/xc7_xcu_brams.txt +++ b/techlibs/xilinx/xc7_xcu_brams.txt @@ -1,3 +1,5 @@ +# Virtex 6, Series 7, Ultrascale, Ultrascale Plus block RAM rules. + bram $__XILINX_RAMB36_SDP init 1 abits 9 |