diff options
author | Eddie Hung <eddie@fpgeh.com> | 2019-12-16 10:41:13 -0800 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2019-12-16 10:41:13 -0800 |
commit | c4d37813cb112d7f3717049d7cf4e6e6b0456fbb (patch) | |
tree | 13e2ea9d4020628c0ff4d46989dbd74ef7c599c9 /techlibs/xilinx/lutrams_map.v | |
parent | a5764a12365073768edb822e893aa9c0a957e585 (diff) | |
download | yosys-c4d37813cb112d7f3717049d7cf4e6e6b0456fbb.tar.gz yosys-c4d37813cb112d7f3717049d7cf4e6e6b0456fbb.tar.bz2 yosys-c4d37813cb112d7f3717049d7cf4e6e6b0456fbb.zip |
Rename *RAM{32,64}M rules to RAM{32X2,64X1}Q
Diffstat (limited to 'techlibs/xilinx/lutrams_map.v')
-rw-r--r-- | techlibs/xilinx/lutrams_map.v | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/techlibs/xilinx/lutrams_map.v b/techlibs/xilinx/lutrams_map.v index d01508de5..884f709ab 100644 --- a/techlibs/xilinx/lutrams_map.v +++ b/techlibs/xilinx/lutrams_map.v @@ -200,7 +200,7 @@ module \$__XILINX_RAM64X3SDP (CLK1, A1ADDR, A1DATA, B1ADDR, B1DATA, B1EN); ); endmodule -module \$__XILINX_RAM32M (CLK1, A1ADDR, A1DATA, A2ADDR, A2DATA, A3ADDR, A3DATA, B1ADDR, B1DATA, B1EN); +module \$__XILINX_RAM32X2Q (CLK1, A1ADDR, A1DATA, A2ADDR, A2DATA, A3ADDR, A3DATA, B1ADDR, B1DATA, B1EN); parameter [63:0] INIT = 64'bx; parameter CLKPOL2 = 1; input CLK1; @@ -236,7 +236,7 @@ module \$__XILINX_RAM32M (CLK1, A1ADDR, A1DATA, A2ADDR, A2DATA, A3ADDR, A3DATA, ); endmodule -module \$__XILINX_RAM64M (CLK1, A1ADDR, A1DATA, A2ADDR, A2DATA, A3ADDR, A3DATA, B1ADDR, B1DATA, B1EN); +module \$__XILINX_RAM64X1Q (CLK1, A1ADDR, A1DATA, A2ADDR, A2DATA, A3ADDR, A3DATA, B1ADDR, B1DATA, B1EN); parameter [63:0] INIT = 64'bx; parameter CLKPOL2 = 1; input CLK1; |