aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-25 08:43:58 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-25 08:43:58 -0700
commitab6e8ce0f00bc9fcf38dc62ae9de26405f7b59d7 (patch)
tree2f3ede3fb804ed9268ca759075551a09caf4fe96 /techlibs/xilinx/cells_sim.v
parentadd2d415fcab64eae8819021ad1b8dd1b56e6bf2 (diff)
downloadyosys-ab6e8ce0f00bc9fcf38dc62ae9de26405f7b59d7.tar.gz
yosys-ab6e8ce0f00bc9fcf38dc62ae9de26405f7b59d7.tar.bz2
yosys-ab6e8ce0f00bc9fcf38dc62ae9de26405f7b59d7.zip
Add testcase from #335, fixed by #1130
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions