aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-06-25 17:34:44 +0200
committerGitHub <noreply@github.com>2019-06-25 17:34:44 +0200
commitadd2d415fcab64eae8819021ad1b8dd1b56e6bf2 (patch)
tree4eac0980c022262f37133350ccbe1b630d00b3e1 /techlibs/xilinx/cells_sim.v
parent58629dc2ce5ebd24bf37ab429c2723db75a772de (diff)
parent42720ef6fefdf7645db47b97cd914008d68b00a9 (diff)
downloadyosys-add2d415fcab64eae8819021ad1b8dd1b56e6bf2.tar.gz
yosys-add2d415fcab64eae8819021ad1b8dd1b56e6bf2.tar.bz2
yosys-add2d415fcab64eae8819021ad1b8dd1b56e6bf2.zip
Merge pull request #1130 from YosysHQ/eddie/fix710
memory_dff: walk through more than one mux for computing read enable
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions