aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-05-21 16:19:23 -0700
committerEddie Hung <eddie@fpgeh.com>2019-05-21 16:19:23 -0700
commit0f094fba08b69baa2329e749daf19f41a624a0a0 (patch)
tree351b06434e43232ac9c8f893f4528137f298fa70 /techlibs/xilinx/cells_sim.v
parent36a219063ad7b4e70581bf83a00365db764737bf (diff)
downloadyosys-0f094fba08b69baa2329e749daf19f41a624a0a0.tar.gz
yosys-0f094fba08b69baa2329e749daf19f41a624a0a0.tar.bz2
yosys-0f094fba08b69baa2329e749daf19f41a624a0a0.zip
Pad all boxes so that all input/output connections specified
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions