aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-05-21 14:31:19 -0700
committerEddie Hung <eddie@fpgeh.com>2019-05-21 14:31:19 -0700
commit36a219063ad7b4e70581bf83a00365db764737bf (patch)
tree13f467cdcabe60bf91d2adf2e0269bd72a0cda14 /techlibs/xilinx/cells_sim.v
parentfb09c6219b057100d2e43028ec710888c20924fd (diff)
downloadyosys-36a219063ad7b4e70581bf83a00365db764737bf.tar.gz
yosys-36a219063ad7b4e70581bf83a00365db764737bf.tar.bz2
yosys-36a219063ad7b4e70581bf83a00365db764737bf.zip
Modify LUT area cost to be same as old abc
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions