diff options
author | Eddie Hung <eddie@fpgeh.com> | 2020-01-27 12:29:28 -0800 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2020-01-27 12:29:28 -0800 |
commit | f2576c096cedf0974f237530a9d50e250bf117a3 (patch) | |
tree | 3f5a0653615a125b0b51a2b135f5ac6d0b95794b /techlibs/xilinx/abc9_model.v | |
parent | b0605128b633f64b07107ba3a673f406e96d42ad (diff) | |
parent | 9009b76a69b9e867f69295a8e555305925e83aeb (diff) | |
download | yosys-f2576c096cedf0974f237530a9d50e250bf117a3.tar.gz yosys-f2576c096cedf0974f237530a9d50e250bf117a3.tar.bz2 yosys-f2576c096cedf0974f237530a9d50e250bf117a3.zip |
Merge branch 'eddie/abc9_refactor' into eddie/abc9_required
Diffstat (limited to 'techlibs/xilinx/abc9_model.v')
-rw-r--r-- | techlibs/xilinx/abc9_model.v | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/xilinx/abc9_model.v b/techlibs/xilinx/abc9_model.v index 25530acf8..782c53ab6 100644 --- a/techlibs/xilinx/abc9_model.v +++ b/techlibs/xilinx/abc9_model.v @@ -47,7 +47,7 @@ endmodule // Box to emulate async behaviour of FDP* (* abc9_box_id = 1001, lib_whitebox *) module \$__ABC9_ASYNC1 (input A, S, output Y); - assign Y = S ? 1'b0 : A; + assign Y = S ? 1'b1 : A; endmodule // Box to emulate comb/seq behaviour of RAM{32,64} and SRL{16,32} |