aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm
diff options
context:
space:
mode:
authorgatecat <gatecat@ds0.me>2021-03-17 12:16:53 +0000
committergatecat <gatecat@ds0.me>2021-03-17 21:07:20 +0000
commitcae905f55128a77e8d2eecc75d861292d79baa79 (patch)
tree2ca1515c0c57c2adbc593ad018a861ba3cfc4687 /techlibs/intel_alm
parentc8b45a4a826efe88e17928b3d6f526dc2866312a (diff)
downloadyosys-cae905f55128a77e8d2eecc75d861292d79baa79.tar.gz
yosys-cae905f55128a77e8d2eecc75d861292d79baa79.tar.bz2
yosys-cae905f55128a77e8d2eecc75d861292d79baa79.zip
Blackbox all whiteboxes after synthesis
This prevents issues like processes in whiteboxes triggering an error in the JSON backend. Signed-off-by: gatecat <gatecat@ds0.me>
Diffstat (limited to 'techlibs/intel_alm')
-rw-r--r--techlibs/intel_alm/synth_intel_alm.cc1
1 files changed, 1 insertions, 0 deletions
diff --git a/techlibs/intel_alm/synth_intel_alm.cc b/techlibs/intel_alm/synth_intel_alm.cc
index 6719eb65c..11b6d0525 100644
--- a/techlibs/intel_alm/synth_intel_alm.cc
+++ b/techlibs/intel_alm/synth_intel_alm.cc
@@ -274,6 +274,7 @@ struct SynthIntelALMPass : public ScriptPass {
run("hierarchy -check");
run("stat");
run("check");
+ run("blackbox =A:whitebox");
}
if (check_label("quartus")) {