aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/synth_intel.cc
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-01-09 18:42:19 +0100
committerClifford Wolf <clifford@clifford.at>2018-01-09 18:42:19 +0100
commit9ac560f5d3e5847b7e475195f66b7034e91fd938 (patch)
tree17c0a0dbc2cd845523b52d27c6c1caf215578b69 /techlibs/intel/synth_intel.cc
parenta96c775a7301645b27486a5e663c75fca460f577 (diff)
downloadyosys-9ac560f5d3e5847b7e475195f66b7034e91fd938.tar.gz
yosys-9ac560f5d3e5847b7e475195f66b7034e91fd938.tar.bz2
yosys-9ac560f5d3e5847b7e475195f66b7034e91fd938.zip
Add "dffinit -highlow" and fix synth_intel
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'techlibs/intel/synth_intel.cc')
-rw-r--r--techlibs/intel/synth_intel.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/intel/synth_intel.cc b/techlibs/intel/synth_intel.cc
index 9b3e92b14..9e632c861 100644
--- a/techlibs/intel/synth_intel.cc
+++ b/techlibs/intel/synth_intel.cc
@@ -219,7 +219,7 @@ struct SynthIntelPass : public ScriptPass {
run("techmap -map +/intel/cycloneiv/cells_map.v");
else
run("techmap -map +/intel/cycloneive/cells_map.v");
- run("dffinit -ff dffeas Q INIT");
+ run("dffinit -highlow -ff dffeas q power_up");
run("clean -purge");
}