aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/ecp5/cells_sim.v
diff options
context:
space:
mode:
authorDavid Shah <dave@ds0.me>2019-08-30 13:25:55 +0100
committerDavid Shah <dave@ds0.me>2019-08-30 13:27:36 +0100
commit91b46ed81670de621af2d88a4da32005a17a2f16 (patch)
tree0ff42560644cbc68fd519384e2f11c3f902745ef /techlibs/ecp5/cells_sim.v
parentd9c621f9d1e1f8e38fc38e78ab8c1bf48282fd01 (diff)
downloadyosys-91b46ed81670de621af2d88a4da32005a17a2f16.tar.gz
yosys-91b46ed81670de621af2d88a4da32005a17a2f16.tar.bz2
yosys-91b46ed81670de621af2d88a4da32005a17a2f16.zip
ecp5: Add simulation equivalence check for Diamond FF implementations
Signed-off-by: David Shah <dave@ds0.me>
Diffstat (limited to 'techlibs/ecp5/cells_sim.v')
-rw-r--r--techlibs/ecp5/cells_sim.v4
1 files changed, 4 insertions, 0 deletions
diff --git a/techlibs/ecp5/cells_sim.v b/techlibs/ecp5/cells_sim.v
index ba5b9c715..75a1aad1f 100644
--- a/techlibs/ecp5/cells_sim.v
+++ b/techlibs/ecp5/cells_sim.v
@@ -693,5 +693,9 @@ module DP16KD(
parameter INITVAL_3F = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
endmodule
+`ifndef NO_INCLUDES
+
`include "cells_ff.vh"
`include "cells_io.vh"
+
+`endif