diff options
| author | Icenowy Zheng <icenowy@aosc.io> | 2018-12-18 14:38:44 +0800 |
|---|---|---|
| committer | Icenowy Zheng <icenowy@aosc.io> | 2018-12-18 14:38:44 +0800 |
| commit | 7854d5ba217788bb66881237feac8ba2748758b9 (patch) | |
| tree | dcc2e348e10f5792611c874cc2444fce02c260c5 /techlibs/anlogic | |
| parent | 847fd360773d72933f1c728dba0755e0033350a6 (diff) | |
| download | yosys-7854d5ba217788bb66881237feac8ba2748758b9.tar.gz yosys-7854d5ba217788bb66881237feac8ba2748758b9.tar.bz2 yosys-7854d5ba217788bb66881237feac8ba2748758b9.zip | |
anlogic: fix dbits of Anlogic Eagle DRAM16X4
The dbits of DRAM16X4 is wrong set to 2, which leads to waste of DRAM
bits.
Fix the dbits number in the RAM configuration.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
Diffstat (limited to 'techlibs/anlogic')
| -rw-r--r-- | techlibs/anlogic/drams.txt | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/techlibs/anlogic/drams.txt b/techlibs/anlogic/drams.txt index 2bff14a03..eb94775ae 100644 --- a/techlibs/anlogic/drams.txt +++ b/techlibs/anlogic/drams.txt @@ -1,7 +1,7 @@ bram $__ANLOGIC_DRAM16X4 init 0 abits 4 - dbits 2 + dbits 4 groups 2 ports 1 1 wrmode 0 1 |