diff options
| author | Clifford Wolf <clifford@clifford.at> | 2019-04-03 09:59:11 +0200 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-04-03 09:59:11 +0200 |
| commit | 3f6554d698b8857c47e7cc9b452517dd7cbbee6b (patch) | |
| tree | c931feb7d0a92ba0ad02be1761ea972650e9451b /passes | |
| parent | aaa2690a56a5b8210c163c0c63d95f9577038b2d (diff) | |
| parent | 73b87e780798fe2c7958b75e4dfddc0dc2169d20 (diff) | |
| download | yosys-3f6554d698b8857c47e7cc9b452517dd7cbbee6b.tar.gz yosys-3f6554d698b8857c47e7cc9b452517dd7cbbee6b.tar.bz2 yosys-3f6554d698b8857c47e7cc9b452517dd7cbbee6b.zip | |
Merge pull request #910 from ucb-bar/memupdates
Refine memory support to deal with general Verilog memory definitions.
Diffstat (limited to 'passes')
0 files changed, 0 insertions, 0 deletions