aboutsummaryrefslogtreecommitdiffstats
path: root/passes
diff options
context:
space:
mode:
authorJim Lawson <ucbjrl@berkeley.edu>2019-04-01 15:02:12 -0700
committerJim Lawson <ucbjrl@berkeley.edu>2019-04-01 15:02:12 -0700
commit73b87e780798fe2c7958b75e4dfddc0dc2169d20 (patch)
treedb971b48ddb4a763a77e73f96657babf48a35fac /passes
parent22035c20ff071ec5c30990258850ecf97de5d5b3 (diff)
downloadyosys-73b87e780798fe2c7958b75e4dfddc0dc2169d20.tar.gz
yosys-73b87e780798fe2c7958b75e4dfddc0dc2169d20.tar.bz2
yosys-73b87e780798fe2c7958b75e4dfddc0dc2169d20.zip
Refine memory support to deal with general Verilog memory definitions.
Diffstat (limited to 'passes')
0 files changed, 0 insertions, 0 deletions