aboutsummaryrefslogtreecommitdiffstats
path: root/passes/sat
diff options
context:
space:
mode:
authorClaire Xenia Wolf <claire@clairexen.net>2022-02-18 16:27:41 +0100
committerClaire Xenia Wolf <claire@clairexen.net>2022-02-18 16:27:41 +0100
commit1aa9ad25d0c062e2202b81de4193b161984e83fb (patch)
tree05be968ec0420692f513b1d639bc88fe928c1079 /passes/sat
parent5f918803de539a2ef6fbfe80de4acb379c20f472 (diff)
downloadyosys-1aa9ad25d0c062e2202b81de4193b161984e83fb.tar.gz
yosys-1aa9ad25d0c062e2202b81de4193b161984e83fb.tar.bz2
yosys-1aa9ad25d0c062e2202b81de4193b161984e83fb.zip
Fix cycle 0 in aiger witness co-simulation
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
Diffstat (limited to 'passes/sat')
-rw-r--r--passes/sat/sim.cc27
1 files changed, 15 insertions, 12 deletions
diff --git a/passes/sat/sim.cc b/passes/sat/sim.cc
index c8d5adb06..9ee5d219c 100644
--- a/passes/sat/sim.cc
+++ b/passes/sat/sim.cc
@@ -1198,31 +1198,34 @@ struct SimWorker : SimShared
std::string line;
std::getline(f, line);
if (line.size()==0 || line[0]=='#') continue;
- log("Simulating cycle %d.\n", cycle);
if (init) {
if (line.size()!=latches.size())
log_error("Wrong number of initialization bits in file.\n");
write_output_header();
top->setState(latches, line);
- set_inports(clock, State::S0);
- set_inports(clockn, State::S1);
- update();
- write_output_step(0);
init = false;
} else {
+ log("Simulating cycle %d.\n", cycle);
if (line.size()!=inputs.size())
log_error("Wrong number of input data bits in file.\n");
top->setState(inputs, line);
- set_inports(clock, State::S1);
- set_inports(clockn, State::S0);
+ if (cycle) {
+ set_inports(clock, State::S1);
+ set_inports(clockn, State::S0);
+ } else {
+ set_inports(clock, State::S0);
+ set_inports(clockn, State::S1);
+ }
update();
write_output_step(10*cycle);
- set_inports(clock, State::S0);
- set_inports(clockn, State::S1);
- update();
- write_output_step(10*cycle + 5);
+ if (cycle) {
+ set_inports(clock, State::S0);
+ set_inports(clockn, State::S1);
+ update();
+ write_output_step(10*cycle + 5);
+ }
+ cycle++;
}
- cycle++;
}
write_output_step(10*cycle);
write_output_end();