aboutsummaryrefslogtreecommitdiffstats
path: root/passes/cmds/delete.cc
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2014-07-22 19:56:17 +0200
committerClifford Wolf <clifford@clifford.at>2014-07-22 20:39:37 +0200
commita233762a815fc180b371f699e865a7d7aed77bca (patch)
tree722e54921bbc09595c046c6045cd531445945fc9 /passes/cmds/delete.cc
parent3b5f4ff39c94a5a664043f35b95a50240ffe9d12 (diff)
downloadyosys-a233762a815fc180b371f699e865a7d7aed77bca.tar.gz
yosys-a233762a815fc180b371f699e865a7d7aed77bca.tar.bz2
yosys-a233762a815fc180b371f699e865a7d7aed77bca.zip
SigSpec refactoring: renamed chunks and width to __chunks and __width
Diffstat (limited to 'passes/cmds/delete.cc')
-rw-r--r--passes/cmds/delete.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/cmds/delete.cc b/passes/cmds/delete.cc
index ce6ac4aff..16828e4fb 100644
--- a/passes/cmds/delete.cc
+++ b/passes/cmds/delete.cc
@@ -28,7 +28,7 @@ struct DeleteWireWorker
void operator()(RTLIL::SigSpec &sig) {
sig.optimize();
- for (auto &c : sig.chunks)
+ for (auto &c : sig.__chunks)
if (c.wire != NULL && delete_wires_p->count(c.wire->name)) {
c.wire = module->addWire(NEW_ID, c.width);
c.offset = 0;