aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/verilog/verilog_frontend.h
diff options
context:
space:
mode:
authorMiodrag Milanovic <mmicko@gmail.com>2022-08-10 13:28:19 +0200
committerMiodrag Milanovic <mmicko@gmail.com>2022-08-10 13:28:19 +0200
commitb76c72056b37d8f2b84948cbdc302b149577e648 (patch)
tree885509824294c17444dec928d4f80f06a16af57c /frontends/verilog/verilog_frontend.h
parent545a3417c81d454071b8d39b6ac88258ceb891a3 (diff)
downloadyosys-b76c72056b37d8f2b84948cbdc302b149577e648.tar.gz
yosys-b76c72056b37d8f2b84948cbdc302b149577e648.tar.bz2
yosys-b76c72056b37d8f2b84948cbdc302b149577e648.zip
set default_nettype to wire for resetall
Diffstat (limited to 'frontends/verilog/verilog_frontend.h')
0 files changed, 0 insertions, 0 deletions