aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/aiger
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-20 18:14:40 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-20 18:14:40 -0700
commitbbab6086918f8af3a8a09c2be56208fc29ef7068 (patch)
tree378ddd9860014548bee29a57d5eb285fa75b244d /frontends/aiger
parentfad15d276dd9746b41a2d3e1592285ad4362fe21 (diff)
downloadyosys-bbab6086918f8af3a8a09c2be56208fc29ef7068.tar.gz
yosys-bbab6086918f8af3a8a09c2be56208fc29ef7068.tar.bz2
yosys-bbab6086918f8af3a8a09c2be56208fc29ef7068.zip
Remove SRL* delays from cells_sim.v
Diffstat (limited to 'frontends/aiger')
0 files changed, 0 insertions, 0 deletions