aboutsummaryrefslogtreecommitdiffstats
path: root/backends/verilog
diff options
context:
space:
mode:
authorRick Altherr <kc8apf@kc8apf.net>2016-01-30 19:43:29 -0800
committerRick Altherr <kc8apf@kc8apf.net>2016-01-31 09:20:16 -0800
commit89dc40f162a7f06d15ad489066dd0cc64937fbd7 (patch)
tree013a344605252dfb82e0929a7e04d624d8826185 /backends/verilog
parent34969d41405a1ad418b82caa394f880ea0f6243f (diff)
downloadyosys-89dc40f162a7f06d15ad489066dd0cc64937fbd7.tar.gz
yosys-89dc40f162a7f06d15ad489066dd0cc64937fbd7.tar.bz2
yosys-89dc40f162a7f06d15ad489066dd0cc64937fbd7.zip
rtlil: improve performance of SigSpec::replace(SigSpec, SigSpec, SigSpec*)
Diffstat (limited to 'backends/verilog')
0 files changed, 0 insertions, 0 deletions