aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-04-08 16:22:07 -0700
committerEddie Hung <eddie@fpgeh.com>2019-04-08 16:22:07 -0700
commitf6c354c55bcba26978c8dd04c3cc4f02231aebe4 (patch)
tree4d1070046f546f6c7cd88d9dd9da48b24f1923bb
parent7e773741ab4bb7f783e8c2255551fa234ba4672b (diff)
downloadyosys-f6c354c55bcba26978c8dd04c3cc4f02231aebe4.tar.gz
yosys-f6c354c55bcba26978c8dd04c3cc4f02231aebe4.tar.bz2
yosys-f6c354c55bcba26978c8dd04c3cc4f02231aebe4.zip
Update CHANGELOG
-rw-r--r--CHANGELOG2
1 files changed, 1 insertions, 1 deletions
diff --git a/CHANGELOG b/CHANGELOG
index 95bbb3f33..36b64e111 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -16,7 +16,7 @@ Yosys 0.8 .. Yosys 0.8-dev
- Added "gate2lut.v" techmap rule
- Added "rename -src"
- Added "equiv_opt" pass
- - Added "shregmap -tech xilinx", used by "synth_xilinx"
+ - "synth_xilinx" to now infer hard shift registers, using new "shregmap -tech xilinx"
Yosys 0.7 .. Yosys 0.8