aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-08-15 13:37:25 +0200
committerGitHub <noreply@github.com>2018-08-15 13:37:25 +0200
commitd70830a1be15073215d33dc674d8e36e142f7aac (patch)
tree0ebd8c5e11500a04fcf7640f8347d744c8209b36
parent3d27c1cc80da1c631bf5eb9c0b6b27e74ca73873 (diff)
parentbeedaa58561eb7cabf24e0d267beb77d5c78ef1d (diff)
downloadyosys-d70830a1be15073215d33dc674d8e36e142f7aac.tar.gz
yosys-d70830a1be15073215d33dc674d8e36e142f7aac.tar.bz2
yosys-d70830a1be15073215d33dc674d8e36e142f7aac.zip
Merge pull request #592 from japm48/master
fix basys3 example
-rw-r--r--examples/basys3/example.xdc3
-rw-r--r--examples/basys3/run_prog.tcl1
2 files changed, 4 insertions, 0 deletions
diff --git a/examples/basys3/example.xdc b/examples/basys3/example.xdc
index c1fd0e925..8cdaa1996 100644
--- a/examples/basys3/example.xdc
+++ b/examples/basys3/example.xdc
@@ -19,3 +19,6 @@ set_property -dict { IOSTANDARD LVCMOS33 PACKAGE_PIN L1 } [get_ports {LD[15]}]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports CLK]
+set_property CONFIG_VOLTAGE 3.3 [current_design]
+set_property CFGBVS VCCO [current_design]
+
diff --git a/examples/basys3/run_prog.tcl b/examples/basys3/run_prog.tcl
index d711af840..b078ad511 100644
--- a/examples/basys3/run_prog.tcl
+++ b/examples/basys3/run_prog.tcl
@@ -1,3 +1,4 @@
+open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets] 0]
set_property PROGRAM.FILE example.bit [lindex [get_hw_devices] 0]