diff options
author | Marcus Comstedt <marcus@mc.pp.se> | 2015-08-01 12:16:54 +0200 |
---|---|---|
committer | Marcus Comstedt <marcus@mc.pp.se> | 2015-08-01 12:16:54 +0200 |
commit | c836faae3e6b95d399f59159be5789b1bdde20dc (patch) | |
tree | 568f0afc26d0385d88f5de12ebc7ff8c1ca73e42 | |
parent | 8d6d5c30d9f39ce5b15d1bd3f3a528b38f2f9f9c (diff) | |
download | yosys-c836faae3e6b95d399f59159be5789b1bdde20dc.tar.gz yosys-c836faae3e6b95d399f59159be5789b1bdde20dc.tar.bz2 yosys-c836faae3e6b95d399f59159be5789b1bdde20dc.zip |
Add -noautowire option to verilog frontend
-rw-r--r-- | frontends/verilog/verilog_frontend.cc | 9 |
1 files changed, 8 insertions, 1 deletions
diff --git a/frontends/verilog/verilog_frontend.cc b/frontends/verilog/verilog_frontend.cc index 91bc807fc..817109b7d 100644 --- a/frontends/verilog/verilog_frontend.cc +++ b/frontends/verilog/verilog_frontend.cc @@ -126,6 +126,9 @@ struct VerilogFrontend : public Frontend { log(" to a later 'hierarchy' command. Useful in cases where the default\n"); log(" parameters of modules yield invalid or not synthesizable code.\n"); log("\n"); + log(" -noautowire\n"); + log(" make the default of `default_nettype be \"none\" instead of \"wire\".\n"); + log("\n"); log(" -setattr <attribute_name>\n"); log(" set the specified attribute (to the value 1) on all loaded modules\n"); log("\n"); @@ -169,6 +172,7 @@ struct VerilogFrontend : public Frontend { frontend_verilog_yydebug = false; sv_mode = false; formal_mode = false; + default_nettype_wire = true; log_header("Executing Verilog-2005 frontend.\n"); @@ -246,6 +250,10 @@ struct VerilogFrontend : public Frontend { flag_defer = true; continue; } + if (arg == "-noautowire") { + default_nettype_wire = false; + continue; + } if (arg == "-setattr" && argidx+1 < args.size()) { attributes.push_back(RTLIL::escape_id(args[++argidx])); continue; @@ -289,7 +297,6 @@ struct VerilogFrontend : public Frontend { AST::get_line_num = &frontend_verilog_yyget_lineno; current_ast = new AST::AstNode(AST::AST_DESIGN); - default_nettype_wire = true; lexin = f; std::string code_after_preproc; |