diff options
| author | Miodrag Milanovic <mmicko@gmail.com> | 2022-09-21 15:48:40 +0200 |
|---|---|---|
| committer | Miodrag Milanovic <mmicko@gmail.com> | 2022-09-21 15:48:40 +0200 |
| commit | 8fb498744fbca326dba322d698dc75ee415f8edb (patch) | |
| tree | 308e82fe6d95bc37e6bb917c6722fcd96fed8042 | |
| parent | a217450524e21222d8d32bd448f1ea2291685258 (diff) | |
| download | yosys-8fb498744fbca326dba322d698dc75ee415f8edb.tar.gz yosys-8fb498744fbca326dba322d698dc75ee415f8edb.tar.bz2 yosys-8fb498744fbca326dba322d698dc75ee415f8edb.zip | |
Import memory attributes
| -rw-r--r-- | frontends/verific/verific.cc | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/frontends/verific/verific.cc b/frontends/verific/verific.cc index 5eb4857c5..6e95fde7b 100644 --- a/frontends/verific/verific.cc +++ b/frontends/verific/verific.cc @@ -1176,6 +1176,7 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma memory->name = RTLIL::escape_id(net->Name()); log_assert(module->count_id(memory->name) == 0); module->memories[memory->name] = memory; + import_attributes(memory->attributes, net, nl); int number_of_bits = net->Size(); int bits_in_word = number_of_bits; |