diff options
| author | N. Engelhardt <nak@symbioticeda.com> | 2020-04-09 14:01:29 +0200 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2020-04-09 14:01:29 +0200 |
| commit | 7f33d43e3b8c7d362203cdc2b10eb5f3caf5cdbe (patch) | |
| tree | 46f69a76b9b1f34c125a07517cadcda60f001b0c | |
| parent | ed738b8ddbef048dd9d3d71b8be53c674ad17d05 (diff) | |
| parent | 652050b273b9516e98665d4d40db3528457b3482 (diff) | |
| download | yosys-7f33d43e3b8c7d362203cdc2b10eb5f3caf5cdbe.tar.gz yosys-7f33d43e3b8c7d362203cdc2b10eb5f3caf5cdbe.tar.bz2 yosys-7f33d43e3b8c7d362203cdc2b10eb5f3caf5cdbe.zip | |
Merge pull request #1890 from boqwxp/cleanup_memory_collect
Clean up `passes/memory/memory_collect.cc`.
| -rw-r--r-- | passes/memory/memory_collect.cc | 9 |
1 files changed, 3 insertions, 6 deletions
diff --git a/passes/memory/memory_collect.cc b/passes/memory/memory_collect.cc index a62dcc2c4..ef8b07811 100644 --- a/passes/memory/memory_collect.cc +++ b/passes/memory/memory_collect.cc @@ -60,8 +60,7 @@ Cell *handle_memory(Module *module, RTLIL::Memory *memory) int addr_bits = 0; std::vector<Cell*> memcells; - for (auto &cell_it : module->cells_) { - Cell *cell = cell_it.second; + for (auto cell : module->cells()) if (cell->type.in(ID($memrd), ID($memwr), ID($meminit)) && memory->name == cell->parameters[ID::MEMID].decode_string()) { SigSpec addr = sigmap(cell->getPort(ID::ADDR)); for (int i = 0; i < GetSize(addr); i++) @@ -69,7 +68,6 @@ Cell *handle_memory(Module *module, RTLIL::Memory *memory) addr_bits = std::max(addr_bits, i+1); memcells.push_back(cell); } - } if (memory->start_offset == 0 && addr_bits < 30 && (1 << addr_bits) < memory->size) memory->size = 1 << addr_bits; @@ -260,9 +258,8 @@ struct MemoryCollectPass : public Pass { void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE { log_header(design, "Executing MEMORY_COLLECT pass (generating $mem cells).\n"); extra_args(args, 1, design); - for (auto &mod_it : design->modules_) - if (design->selected(mod_it.second)) - handle_module(design, mod_it.second); + for (auto module : design->selected_modules()) + handle_module(design, module); } } MemoryCollectPass; |