aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/site_arch.cc
Commit message (Expand)AuthorAgeFilesLines
* interchange: Cope with undriven nets in more placesgatecat2021-06-141-1/+4
* Using hashlib in archesgatecat2021-06-021-1/+1
* interchange: Don't error out on missing cell portsgatecat2021-05-211-0/+2
* [interchange] Fix invalid use of local variables due to refactoring.Keith Rothman2021-04-061-0/+3
* [interchange] Fix missing inline methods in site_arch.impl.hKeith Rothman2021-04-061-8/+0
* Implement debugging tools for site router.Keith Rothman2021-03-251-10/+36
* Re-work LUT mapping logic to only put VCC pins when required.Keith Rothman2021-03-251-0/+26
* Rework FPGA interchange site router.Keith Rothman2021-03-221-0/+376