aboutsummaryrefslogtreecommitdiffstats
path: root/common
Commit message (Expand)AuthorAgeFilesLines
* interchange: Implement getWireTypegatecat2021-04-301-0/+2
* Merge pull request #681 from YosysHQ/gatecat/more-pybindingsgatecat2021-04-151-0/+3
|\
| * Add Python bindings for placement testsgatecat2021-04-151-0/+3
* | Fix utilisation report when bel buckets are usedgatecat2021-04-151-2/+2
|/
* Hash table refactoringgatecat2021-04-142-50/+28
* timing: Fix domain init when loops are presentgatecat2021-04-132-58/+73
* Merge pull request #674 from adamgreig/heap-spreader-fixgatecat2021-04-121-0/+4
|\
| * HeAP: Skip high-strength cells in both cell loops.Adam Greig2021-04-121-0/+4
* | fast_bels: Don't return pointer that might become invalidgatecat2021-04-121-14/+18
|/
* Fix bug in router2 where router may give up too early.Keith Rothman2021-04-061-1/+13
* interchange: Fix illegal placementsgatecat2021-03-301-1/+3
* Add initial handling of local site inverters and constant signals.Keith Rothman2021-03-251-2/+3
* Use new parameter definition data in FPGA interchange processing.Keith Rothman2021-03-232-1/+130
* Merge pull request #634 from litghost/add_get_bel_pin_typegatecat2021-03-221-0/+2
|\
| * Add getBelPinType to Python interface.Keith Rothman2021-03-221-0/+2
* | Add "checkPipAvailForNet" to Arch API.Keith Rothman2021-03-223-13/+13
|/
* Refactor header structures in FPGA interchange Arch.Keith Rothman2021-03-191-0/+3
* Run "make clangformat". to fix up master.Keith Rothman2021-03-184-4/+3
* Moving hash map/set type selection to header.Keith Rothman2021-03-172-8/+52
* Add missing includes to fix WASI build.whitequark2021-03-162-0/+5
* Use NEXTPNR_NAMESPACE macro's now that headers are seperated.Keith Rothman2021-03-159-23/+29
* Merge pull request #621 from litghost/fix_header_nightmaregatecat2021-03-1530-2395/+3104
|\
| * Split nextpnr.h to allow for linear inclusion.Keith Rothman2021-03-1530-2395/+3104
* | opt-timing: Skip undriven netsgatecat2021-03-151-0/+2
|/
* Add support for partially routed nets from the placer in router2.Keith Rothman2021-03-122-28/+54
* Add diagnostic prints to debug lookahead performance.Keith Rothman2021-03-101-13/+41
* Only depend on Abseil in threaded builds.whitequark2021-03-101-0/+6
* Merge pull request #607 from litghost/add_absl_flat_hash_mapgatecat2021-03-091-1/+2
|\
| * Add absl::flat_hash_map.Keith Rothman2021-03-011-1/+2
* | Merge pull request #609 from YosysHQ/gatecat/sta-v2gatecat2021-03-098-242/+937
|\ \
| * | timing: Integration tweaksgatecat2021-03-054-4/+9
| * | timing: Skip route delays for unplaced/nullptr cellsgatecat2021-03-041-1/+6
| * | timing: Replace all users of criticality with new enginegatecat2021-03-044-229/+52
| * | timing: Use new engine in SA except for budget-based modegatecat2021-03-041-10/+7
| * | timing: Use new engine for HeAPgatecat2021-03-043-14/+19
| * | timing: Add support for critical path printinggatecat2021-03-042-0/+69
| * | timing: Slack and criticality computationgatecat2021-03-042-0/+47
| * | timing: Produce plausible Fmax figuregatecat2021-03-042-1/+12
| * | timing: Add Fmax printing for debugginggatecat2021-03-042-0/+23
| * | timing: Add backwards path walkinggatecat2021-03-043-1/+71
| * | timing: Add forward path walkinggatecat2021-03-042-0/+105
| * | timing: Compute domain pairsgatecat2021-03-042-13/+59
| * | timing: Add port-domain trackinggatecat2021-03-043-1/+115
| * | timing: Add topological sort from Yosysgatecat2021-03-043-0/+130
| * | timing: Import cell delays to our own structuresgatecat2021-03-042-0/+123
| * | timing: Data structures for STA rewritegatecat2021-03-041-0/+122
* | | router2: Fix vast perf drop when leaving bounding boxgatecat2021-03-081-1/+1
|/ /
* | Merge pull request #604 from litghost/add_counter_testgatecat2021-03-031-0/+2
|\ \
| * | Initial LUT rotation logic.Keith Rothman2021-02-261-0/+2
| |/
* | Merge pull request #605 from litghost/add_placement_sanity_checkgatecat2021-03-025-11/+106
|\ \ | |/ |/|