aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Added more code comments, formatted the codeMaciej Kurc2021-07-226-123/+124
| | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* Added computing and reporting LUT mapping cache sizeMaciej Kurc2021-07-162-0/+37
| | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* Fixed assertion typosMaciej Kurc2021-07-161-2/+2
| | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* Migrated C arrays to std::array containers.Maciej Kurc2021-07-162-9/+31
| | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* LUT mapping ceche optimizations 2Maciej Kurc2021-07-163-93/+17
| | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* LUT mapping cache optimizations 1Maciej Kurc2021-07-162-32/+48
| | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* Working site LUT mapping cacheMaciej Kurc2021-07-167-42/+470
| | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* Merge pull request #751 from trabucayre/gw1ns-2gatecat2021-07-063-7/+8
|\ | | | | add support for GW1NS-2 family
| * .cirrus/Dockerfile.ubuntu20.04: update apycula to 0.0.1a9Gwenhael Goavec-Merou2021-07-061-1/+1
| |
| * add support for GW1NS-2 familyGwenhael Goavec-Merou2021-07-062-6/+7
| | | | | | | | Signed-off-by: Gwenhael Goavec-Merou <gwenhael.goavec-merou@trabucayre.com>
* | Merge pull request #754 from YosysHQ/gatecat/ecp5-dcsgatecat2021-07-064-11/+55
|\ \ | | | | | | ecp5: Add DCSC support
| * | ecp5: Add DCSC supportgatecat2021-07-064-11/+55
| |/ | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #752 from YosysHQ/gatecat/du-mem-errorgatecat2021-07-061-1/+2
|\ \ | | | | | | design_utils: Fix memory error
| * | design_utils: Fix memory errorgatecat2021-07-061-1/+2
| |/ | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #750 from YosysHQ/gatecat/io-improvegatecat2021-07-0610-59/+136
|\ \ | |/ |/| IO improvements for OBUFTDS
| * interchange: Allow pseudo pip wires to overlap with bound site wires on the ↵gatecat2021-07-063-17/+13
| | | | | | | | | | | | same net Signed-off-by: gatecat <gatecat@ds0.me>
| * router2: Dump pre-bound routes when routing fails in debug modegatecat2021-07-061-1/+11
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
| * interchange: Improve search for PAD-attached belsgatecat2021-07-062-41/+32
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
| * interchange: tests: add obuftds testAlessandro Comodi2021-07-066-0/+80
|/ | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* Merge pull request #748 from acomodi/fix-phys-net-writinggatecat2021-07-021-2/+13
|\ | | | | interchange: phys: skip only nets writing on disconnected out ports
| * interchange: phys: skip only nets writing on disconnected out portsAlessandro Comodi2021-07-021-2/+13
|/ | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* Merge pull request #747 from cr1901/machxo2gatecat2021-07-019-13/+140
|\ | | | | MachXO2 Checkpoint 1
| * machxo2: Fix packing for directly-connected DFFs.William D. Jones2021-07-013-9/+28
| |
| * machxo2: Add VHDL primitives, demo, and script.William D. Jones2021-07-014-0/+81
| |
| * machxo2: Add a special case for pips whose config bits are in multipleWilliam D. Jones2021-07-011-0/+12
| | | | | | | | tiles.
| * machxo2: Hardcode a rule for emitting U_/D_ or G_ prefixes in ASCII output.William D. Jones2021-07-011-2/+17
| |
| * machxo2: Set Pip and Wire delays to reasonable fake values mirroringWilliam D. Jones2021-07-011-2/+2
| | | | | | | | estimateDelay.
* | Merge pull request #746 from YosysHQ/gatecat/ic-can-invert-constgatecat2021-07-011-5/+9
|\ \ | | | | | | interchange: Handle canInvert PIPs when processing preferred constants
| * | interchange: Handle canInvert PIPs when processing preferred constantsgatecat2021-07-011-5/+9
| |/ | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #745 from YosysHQ/gatecat/ic-node-sourcegatecat2021-07-011-0/+5
|\ \ | |/ |/| interchange: Handle case where routing source is a node
| * interchange: Handle case where routing source is a nodegatecat2021-07-011-0/+5
|/ | | | Signed-off-by: gatecat <gatecat@ds0.me>
* clangformatgatecat2021-07-011-1/+5
| | | | Signed-off-by: gatecat <gatecat@ds0.me>
* Merge pull request #744 from YosysHQ/gatecat/const-in-macrogatecat2021-07-011-1/+1
|\ | | | | interchange: Fix handling of constants in macros
| * interchange: Fix handling of constants in macrosgatecat2021-07-011-1/+1
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #743 from YosysHQ/gatecat/site-rsv-portsgatecat2021-07-015-0/+69
|\ \ | | | | | | interchange: Reserve site ports only reachable from dedicated routing
| * | interchange: Reserve site ports only reachable from dedicated routinggatecat2021-07-015-0/+69
| |/ | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #742 from acomodi/interchange-do-not-output-zero-user-netsgatecat2021-07-011-1/+12
|\ \ | |/ |/| interchange: phys: do not output nets which have no users
| * interchange: phys: do not output nets which have no usersAlessandro Comodi2021-07-011-1/+12
|/ | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* Merge pull request #741 from acomodi/fix-ded-intercgatecat2021-06-301-8/+14
|\ | | | | interchange: fix dedicated interconnect exploration
| * interchange: fix dedicated interconnect explorationAlessandro Comodi2021-06-301-8/+14
|/ | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* Merge pull request #739 from YosysHQ/gatecat/usp-io-macrogatecat2021-06-305-1/+91
|\ | | | | interchange: Place entire IO macro based on routeability
| * interchange: Fix dedicated interconnect check when site is the samegatecat2021-06-301-1/+4
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
| * interchange: Place IO macro content based on routinggatecat2021-06-301-0/+79
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
| * interchange: Track the macros that cells have been expanded fromgatecat2021-06-293-0/+8
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #738 from YosysHQ/json_load_reinitgatecat2021-06-303-11/+11
|\ \ | | | | | | Preserve ArchArgs and reinit Context when applicable in GUI, fixes #737
| * | Preserve ArchArgs and reinit Context when applicable in GUIMiodrag Milanovic2021-06-303-11/+11
|/ /
* / loading json should be disabled in this placeMiodrag Milanovic2021-06-301-1/+1
|/
* Merge pull request #736 from YosysHQ/gatecat/pp-multi-outputgatecat2021-06-281-13/+2
|\ | | | | interchange: Allow site wires driven by more than one bel
| * interchange: Allow site wires driven by more than one belgatecat2021-06-281-13/+2
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #735 from YosysHQ/gatecat/ic-disconn-belpingatecat2021-06-281-1/+1
|\ \ | |/ |/| interchange: Handle disconnected bel pins in dedicated interconnect
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 19:59:38 +0000