aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/chipdb.py
diff options
context:
space:
mode:
authorDavid Shah <davey1576@gmail.com>2018-06-10 17:20:29 +0200
committerDavid Shah <davey1576@gmail.com>2018-06-10 17:20:29 +0200
commitd3f1112580b1920cae8684d95e0c5eb65c785efe (patch)
tree2dafe3ec1ee4ac104a91053810cedab6369252f4 /ice40/chipdb.py
parent458a13456a2ebea77da496a6a9ba9ed1aba7d5b2 (diff)
downloadnextpnr-d3f1112580b1920cae8684d95e0c5eb65c785efe.tar.gz
nextpnr-d3f1112580b1920cae8684d95e0c5eb65c785efe.tar.bz2
nextpnr-d3f1112580b1920cae8684d95e0c5eb65c785efe.zip
Improving 5k support
Signed-off-by: David Shah <davey1576@gmail.com>
Diffstat (limited to 'ice40/chipdb.py')
-rw-r--r--ice40/chipdb.py13
1 files changed, 11 insertions, 2 deletions
diff --git a/ice40/chipdb.py b/ice40/chipdb.py
index a756203a..f57d307c 100644
--- a/ice40/chipdb.py
+++ b/ice40/chipdb.py
@@ -220,8 +220,8 @@ def add_bel_io(x, y, z):
wire_cen = wire_names[(x, y, "io_global/cen")]
wire_iclk = wire_names[(x, y, "io_global/inclk")]
- wire_oclk = wire_names[(x, y, "io_global/latch")]
- wire_latch = wire_names[(x, y, "io_global/outclk")]
+ wire_latch = wire_names[(x, y, "io_global/latch")]
+ wire_oclk = wire_names[(x, y, "io_global/outclk")]
wire_din_0 = wire_names[(x, y, "io_%d/D_IN_0" % z)]
wire_din_1 = wire_names[(x, y, "io_%d/D_IN_1" % z)]
@@ -301,6 +301,15 @@ if dev_name == "1k":
add_bel_gb( 6, 0, 5)
add_bel_gb( 0, 8, 6)
add_bel_gb(13, 8, 7)
+elif dev_name == "5k":
+ add_bel_gb(13, 0, 0)
+ add_bel_gb(13, 31, 1)
+ add_bel_gb(19, 31, 2)
+ add_bel_gb( 6, 31, 3)
+ add_bel_gb(12, 31, 4)
+ add_bel_gb(12, 0, 5)
+ add_bel_gb( 6, 0, 6)
+ add_bel_gb(19, 0, 7)
print('#include "chip.h"')