aboutsummaryrefslogtreecommitdiffstats
path: root/common/placer1.cc
diff options
context:
space:
mode:
authorMaciej Dudek <mdudek@antmicro.com>2022-03-09 14:13:29 +0100
committerMaciej Dudek <mdudek@antmicro.com>2022-03-09 14:13:29 +0100
commit191be632e23b26fa9eae484b04dde0ad5af35e39 (patch)
tree397f9a7051e353eb7b0fd6d9c4fcf28794bd6160 /common/placer1.cc
parent81e970867d655735920e4133ad130fe2a05172e7 (diff)
downloadnextpnr-191be632e23b26fa9eae484b04dde0ad5af35e39.tar.gz
nextpnr-191be632e23b26fa9eae484b04dde0ad5af35e39.tar.bz2
nextpnr-191be632e23b26fa9eae484b04dde0ad5af35e39.zip
nexus: DCCs cannot be cascaded
This commit solves implicit cascading when clock signal drives DCC and logic Signed-off-by: Maciej Dudek <mdudek@antmicro.com>
Diffstat (limited to 'common/placer1.cc')
0 files changed, 0 insertions, 0 deletions