blob: 8f8e1af0f7ce37ef4098ff35269f1d4760b01f7e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
|
Tests for RAMs
--------------
rom1: asynchronous ROM
srom01: Read (initialized ROM).
sram01: Read+Write (at the same address).
sram02: Write+Read (at the same address, enable, variable).
sram03: Read+Write (at the same address, enable, signal and R appears after W).
dpram1: Read+Write (using signals, without enables)
dpram2: Read+Write (using a variable, without enables)
dpram3: Read+Write (like dpram2 but downto)
|
