testsuite/synth/issue1856/detector.psl


1
2
3
4
5
6
7
8
9
10
11
12

vunit i_rising_pulse_detector(rising_pulse_detector(rising_pulse_detector_1))
{

    default clock is rising_edge(clk);

    constant idx : natural := 4;

    --working cover without generate
    fc_output_4 : cover {output_pulse(idx) = '1'};

}