testsuite/gna/issue1515/ent.vhdl


1
2
3
4
5
6
7
8
9
10
11

entity ent is
    port (
        inp  : BIT_VECTOR(1 downto 0);
        outp : buffer BOOLEAN
    );
end;

architecture a of ent is
begin
    outp <= inp'delayed(1 ns)(0) = '0';
end;