1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
|
-- Simulation of VHDL
-- Copyright (C) 2022 Tristan Gingold
--
-- This file is part of GHDL.
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 2 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <gnu.org/licenses>.
with System;
with Ada.Unchecked_Conversion;
with Simple_IO;
with Utils_IO;
with Vhdl.Types;
with Vhdl.Errors;
with Vhdl.Utils;
with Vhdl.Std_Package;
with Vhdl.Ieee.Std_Logic_1164;
with Vhdl.Sem_Inst;
with Vhdl.Canon;
with PSL.Types; use PSL.Types;
with PSL.Nodes;
with PSL.NFAs;
with PSL.NFAs.Utils;
with PSL.Errors;
with Elab.Debugger;
with Elab.Vhdl_Objtypes; use Elab.Vhdl_Objtypes;
with Elab.Vhdl_Values; use Elab.Vhdl_Values;
with Elab.Vhdl_Types;
with Elab.Vhdl_Decls;
with Elab.Vhdl_Debug;
with Trans_Analyzes;
with Synth.Errors;
with Synth.Vhdl_Stmts; use Synth.Vhdl_Stmts;
with Synth.Vhdl_Expr;
with Synth.Vhdl_Oper;
with Synth.Vhdl_Static_Proc;
with Synth.Flags;
with Synth.Ieee.Std_Logic_1164; use Synth.Ieee.Std_Logic_1164;
with Grt.Types; use Grt.Types;
with Grt.Signals; use Grt.Signals;
with Grt.Options;
with Grt.Stdio;
with Grt.Processes;
with Grt.Main;
with Grt.Errors;
with Grt.Severity;
with Grt.Lib;
with Grt.Analog_Solver;
package body Simul.Vhdl_Simul is
function To_Instance_Acc is new Ada.Unchecked_Conversion
(System.Address, Grt.Processes.Instance_Acc);
procedure Process_Executer (Self : Grt.Processes.Instance_Acc);
pragma Convention (C, Process_Executer);
type Ghdl_Signal_Ptr_Ptr is access all Ghdl_Signal_Ptr;
function To_Ghdl_Signal_Ptr_Ptr is
new Ada.Unchecked_Conversion (Memory_Ptr, Ghdl_Signal_Ptr_Ptr);
Sig_Size : constant Size_Type := Ghdl_Signal_Ptr'Size / 8;
subtype F64_C_Arr_Ptr is Grt.Analog_Solver.F64_C_Arr_Ptr;
procedure Residues (T : Ghdl_F64;
Y : F64_C_Arr_Ptr;
Yp : F64_C_Arr_Ptr;
Res : F64_C_Arr_Ptr);
pragma Export (C, Residues, "grt__analog_solver__residues");
procedure Set_Quantities_Values (Y : F64_C_Arr_Ptr; Yp: F64_C_Arr_Ptr);
pragma Export (C, Set_Quantities_Values, "grt__analog_solver__set_values");
function Sig_Index (Base : Memory_Ptr; Idx : Uns32) return Memory_Ptr is
begin
return Base + Size_Type (Idx) * Sig_Size;
end Sig_Index;
procedure Write_Sig (Mem : Memory_Ptr; Val : Ghdl_Signal_Ptr) is
begin
To_Ghdl_Signal_Ptr_Ptr (Mem).all := Val;
end Write_Sig;
function Read_Sig (Mem : Memory_Ptr) return Ghdl_Signal_Ptr is
begin
return To_Ghdl_Signal_Ptr_Ptr (Mem).all;
end Read_Sig;
function Exec_Sig_Sig (Val : Value_Acc) return Memory_Ptr
is
E : Signal_Entry renames Signals_Table.Table (Val.S);
begin
return E.Sig;
end Exec_Sig_Sig;
function Hook_Signal_Expr (Val : Valtyp) return Valtyp is
begin
if Val.Val.Kind = Value_Alias then
declare
E : Signal_Entry renames Signals_Table.Table (Val.Val.A_Obj.S);
begin
return Create_Value_Memtyp
((Val.Typ, E.Val + Val.Val.A_Off.Mem_Off));
end;
else
declare
E : Signal_Entry renames Signals_Table.Table (Val.Val.S);
begin
return Create_Value_Memtyp ((E.Typ, E.Val));
end;
end if;
end Hook_Signal_Expr;
function Hook_Quantity_Expr (Val : Valtyp) return Valtyp is
begin
if Val.Val.Kind = Value_Alias then
declare
E : Quantity_Entry renames Quantity_Table.Table (Val.Val.A_Obj.Q);
begin
return Create_Value_Memtyp
((Val.Typ, E.Val + Val.Val.A_Off.Mem_Off));
end;
else
declare
E : Quantity_Entry renames Quantity_Table.Table (Val.Val.Q);
begin
return Create_Value_Memtyp ((E.Typ, E.Val));
end;
end if;
end Hook_Quantity_Expr;
procedure Disp_Iir_Location (N : Iir)
is
use Simple_IO;
begin
if N = Null_Iir then
Put_Err ("??:??:??");
else
Put_Err (Vhdl.Errors.Disp_Location (N));
end if;
Put_Err (": ");
end Disp_Iir_Location;
procedure Error_Msg_Exec (Loc : Iir; Msg : String)
is
use Simple_IO;
begin
Disp_Iir_Location (Loc);
Put_Line_Err (Msg);
Grt.Errors.Fatal_Error;
end Error_Msg_Exec;
function To_Ghdl_Value (Mt : Memtyp) return Value_Union
is
Val : Value_Union;
begin
case Mt.Typ.Kind is
when Type_Bit =>
Val.B1 := Ghdl_B1'Val (Read_U8 (Mt.Mem));
when Type_Logic =>
Val.E8 := Read_U8 (Mt.Mem);
when Type_Discrete =>
if Mt.Typ.Sz = 1 then
Val.E8 := Read_U8 (Mt.Mem);
elsif Mt.Typ.Sz = 4 then
Val.I32 := Read_I32 (Mt.Mem);
elsif Mt.Typ.Sz = 8 then
Val.I64 := Read_I64 (Mt.Mem);
else
raise Internal_Error;
end if;
when Type_Float =>
Val.F64 := Ghdl_F64 (Read_Fp64 (Mt.Mem));
when others =>
raise Internal_Error;
end case;
return Val;
end To_Ghdl_Value;
procedure Write_Ghdl_Value (Mt : Memtyp; Val : Value_Union) is
begin
case Mt.Typ.Kind is
when Type_Bit =>
Write_U8 (Mt.Mem, Ghdl_B1'Pos (Val.B1));
when Type_Logic =>
Write_U8 (Mt.Mem, Val.E8);
when Type_Discrete =>
if Mt.Typ.Sz = 1 then
Write_U8 (Mt.Mem, Val.E8);
elsif Mt.Typ.Sz = 4 then
Write_I32 (Mt.Mem, Val.I32);
elsif Mt.Typ.Sz = 8 then
Write_I64 (Mt.Mem, Val.I64);
else
raise Internal_Error;
end if;
when Type_Float =>
Write_Fp64 (Mt.Mem, Fp64 (Val.F64));
when others =>
raise Internal_Error;
end case;
end Write_Ghdl_Value;
procedure Assign_Value_To_Signal (Target: Memtyp;
Is_Start : Boolean;
Rej : Std_Time;
After : Std_Time;
Val : Memtyp)
is
Sig : Ghdl_Signal_Ptr;
begin
case Target.Typ.Kind is
when Type_Logic
| Type_Bit
| Type_Discrete
| Type_Float =>
Sig := Read_Sig (Target.Mem);
if Is_Start then
Ghdl_Signal_Start_Assign_Any
(Sig, Rej, To_Ghdl_Value (Val), After);
else
Ghdl_Signal_Next_Assign
(Sig, To_Ghdl_Value (Val), After);
end if;
when Type_Vector
| Type_Array =>
declare
Len : constant Uns32 := Target.Typ.Abound.Len;
El : constant Type_Acc := Target.Typ.Arr_El;
begin
pragma Assert (Val.Typ.Abound.Len = Len);
for I in 1 .. Len loop
Assign_Value_To_Signal
((El, Sig_Index (Target.Mem, (Len - I) * El.W)),
Is_Start, Rej, After,
(Val.Typ.Arr_El, Val.Mem + Size_Type (I - 1) * El.Sz));
end loop;
end;
when Type_Record =>
for I in Val.Typ.Rec.E'Range loop
declare
E : Rec_El_Type renames Val.Typ.Rec.E (I);
begin
Assign_Value_To_Signal
((E.Typ, Sig_Index (Target.Mem, E.Offs.Net_Off)),
Is_Start, Rej, After,
(E.Typ, Val.Mem + E.Offs.Mem_Off));
end;
end loop;
when others =>
raise Internal_Error;
end case;
end Assign_Value_To_Signal;
procedure Add_Source (Typ : Type_Acc; Sig : Memory_Ptr; Val : Memory_Ptr) is
begin
case Typ.Kind is
when Type_Logic
| Type_Bit
| Type_Discrete
| Type_Float =>
Grt.Signals.Ghdl_Process_Add_Port_Driver
(Read_Sig (Sig), To_Ghdl_Value ((Typ, Val)));
when Type_Vector
| Type_Array =>
declare
Len : constant Uns32 := Typ.Abound.Len;
begin
for I in 1 .. Len loop
Add_Source (Typ.Arr_El,
Sig_Index (Sig, (Len - I) * Typ.Arr_El.W),
Val + Size_Type (I - 1) * Typ.Arr_El.Sz);
end loop;
end;
when Type_Record =>
for I in Typ.Rec.E'Range loop
Add_Source (Typ.Rec.E (I).Typ,
Sig_Index (Sig, Typ.Rec.E (I).Offs.Net_Off),
Val + Typ.Rec.E (I).Offs.Mem_Off);
end loop;
when others =>
raise Internal_Error;
end case;
end Add_Source;
procedure Create_Process_Drivers (Inst : Synth_Instance_Acc;
Proc : Node;
Driver_List : Iir_List)
is
pragma Unreferenced (Proc);
Marker : Mark_Type;
It : List_Iterator;
El: Iir;
Info : Target_Info;
begin
-- Some processes have no driver list (assertion).
It := List_Iterate_Safe (Driver_List);
while Is_Valid (It) loop
El := Get_Element (It);
Mark_Expr_Pool (Marker);
Info := Synth_Target (Inst, El);
declare
E : Signal_Entry renames Signals_Table.Table (Info.Obj.Val.S);
begin
Add_Source (Info.Targ_Type,
Sig_Index (E.Sig, Info.Off.Net_Off),
E.Val + Info.Off.Mem_Off);
end;
Release_Expr_Pool (Marker);
Next (It);
end loop;
end Create_Process_Drivers;
procedure Create_Process_Drivers (Proc : Process_Index_Type)
is
Drv : Driver_Index_Type;
begin
Drv := Processes_Table.Table (Proc).Drivers;
while Drv /= No_Driver_Index loop
declare
D : Driver_Entry renames Drivers_Table.Table (Drv);
S : Signal_Entry renames Signals_Table.Table (D.Sig);
begin
pragma Assert (D.Off = No_Value_Offsets);
Add_Source (S.Typ, S.Sig, S.Val);
Drv := D.Prev_Proc;
end;
end loop;
end Create_Process_Drivers;
type Read_Signal_Flag_Enum is
(Read_Signal_Event,
Read_Signal_Active,
-- In order to reuse the same code (that returns immediately if the
-- attribute is true), we use not driving.
Read_Signal_Not_Driving);
function Read_Signal_Flag (Sig : Memtyp; Kind : Read_Signal_Flag_Enum)
return Boolean is
begin
case Sig.Typ.Kind is
when Type_Logic
| Type_Bit
| Type_Discrete =>
declare
S : Ghdl_Signal_Ptr;
begin
S := Read_Sig (Sig.Mem);
case Kind is
when Read_Signal_Event =>
return S.Event;
when Read_Signal_Active =>
return S.Active;
when Read_Signal_Not_Driving =>
-- Ghdl_B1 to boolean.
if Grt.Signals.Ghdl_Signal_Driving (S) = True then
return False;
else
return True;
end if;
end case;
end;
when others =>
raise Internal_Error;
return False;
end case;
end Read_Signal_Flag;
function Exec_Signal_Flag_Attribute (Inst : Synth_Instance_Acc;
Expr : Node;
Kind : Read_Signal_Flag_Enum)
return Valtyp
is
Res : Valtyp;
Pfx : Target_Info;
E : Boolean;
begin
Pfx := Synth_Target (Inst, Get_Prefix (Expr));
pragma Assert (Pfx.Kind = Target_Simple);
-- TODO: alias.
pragma Assert (Pfx.Obj.Val /= null
and then Pfx.Obj.Val.Kind = Value_Signal);
E := Read_Signal_Flag
((Pfx.Targ_Type,
Sig_Index (Signals_Table.Table (Pfx.Obj.Val.S).Sig,
Pfx.Off.Net_Off)),
Kind);
Res := Create_Value_Memory (Boolean_Type, Expr_Pool'Access);
Write_U8 (Res.Val.Mem, Boolean'Pos (E));
return Res;
end Exec_Signal_Flag_Attribute;
function Exec_Event_Attribute (Inst : Synth_Instance_Acc;
Expr : Node) return Valtyp is
begin
return Exec_Signal_Flag_Attribute (Inst, Expr, Read_Signal_Event);
end Exec_Event_Attribute;
function Exec_Active_Attribute (Inst : Synth_Instance_Acc;
Expr : Node) return Valtyp is
begin
return Exec_Signal_Flag_Attribute (Inst, Expr, Read_Signal_Active);
end Exec_Active_Attribute;
function Exec_Dot_Attribute (Inst : Synth_Instance_Acc;
Expr : Node) return Valtyp
is
Pfx : Target_Info;
begin
Pfx := Synth_Target (Inst, Expr);
pragma Assert (Pfx.Kind = Target_Simple);
-- TODO: alias.
pragma Assert (Pfx.Obj.Val /= null
and then Pfx.Obj.Val.Kind = Value_Quantity);
return Hook_Quantity_Expr (Pfx.Obj);
end Exec_Dot_Attribute;
procedure Execute_Sequential_Statements (Process : Process_State_Acc);
function Execute_Condition (Inst : Synth_Instance_Acc;
Cond : Node) return Boolean
is
Mark : Mark_Type;
Cond_Val : Valtyp;
Res : Boolean;
begin
if Cond = Null_Node then
return True;
end if;
Mark_Expr_Pool (Mark);
Cond_Val := Synth.Vhdl_Expr.Synth_Expression (Inst, Cond);
Res := Read_Discrete (Cond_Val) = 1;
Release_Expr_Pool (Mark);
return Res;
end Execute_Condition;
function Get_Suspend_State_Var (Inst : Synth_Instance_Acc) return Memory_Ptr
is
Src : Node;
Var : Node;
State_Mem : Memory_Ptr;
begin
Src := Get_Source_Scope (Inst);
Var := Get_Declaration_Chain (Src);
pragma Assert (Var /= Null_Node);
pragma Assert (Get_Kind (Var) = Iir_Kind_Suspend_State_Declaration);
State_Mem := Get_Value (Inst, Var).Val.Mem;
return State_Mem;
end Get_Suspend_State_Var;
-- Return the statement STMT corresponding to the current state from INST.
procedure Get_Suspend_State_Statement
(Inst : Synth_Instance_Acc; Stmt : out Node; Resume : out Boolean)
is
Src : Node;
Var : Node;
State_Mem : Memory_Ptr;
State : Int32;
begin
State_Mem := Get_Suspend_State_Var (Inst);
State := Int32 (Read_I32 (State_Mem));
Src := Get_Source_Scope (Inst);
if State = 0 then
Stmt := Get_Sequential_Statement_Chain (Src);
Resume := False;
else
Var := Get_Declaration_Chain (Src);
Stmt := Get_Suspend_State_Chain (Var);
loop
pragma Assert (Stmt /= Null_Node);
exit when Get_Suspend_State_Index (Stmt) = State;
Stmt := Get_Suspend_State_Chain (Stmt);
end loop;
Resume := True;
end if;
end Get_Suspend_State_Statement;
procedure Finish_Procedure_Call (Process : Process_State_Acc;
Bod : Node;
Stmt : out Node)
is
Imp : constant Node := Get_Subprogram_Specification (Bod);
Caller_Inst : constant Synth_Instance_Acc :=
Get_Caller_Instance (Process.Instance);
Resume : Boolean;
begin
if not Get_Suspend_Flag (Bod) then
Process.Instance := Caller_Inst;
-- TODO: free old inst.
Stmt := Null_Node;
return;
end if;
Get_Suspend_State_Statement (Caller_Inst, Stmt, Resume);
pragma Assert (Resume);
-- Skip the resume statement.
Stmt := Get_Chain (Stmt);
pragma Assert (Get_Kind (Stmt) = Iir_Kind_Procedure_Call_Statement);
Synth_Subprogram_Back_Association
(Process.Instance, Caller_Inst,
Get_Interface_Declaration_Chain (Imp),
Get_Parameter_Association_Chain
(Get_Procedure_Call (Stmt)));
Process.Instance := Caller_Inst;
-- TODO: free old inst.
end Finish_Procedure_Call;
procedure Next_Parent_Statement (Process : Process_State_Acc;
First_Parent : Node;
Stmt : out Node)
is
N_Stmt : Node;
Parent : Node;
begin
Parent := First_Parent;
loop
case Get_Kind (Parent) is
when Iir_Kind_Sensitized_Process_Statement =>
Stmt := Null_Node;
return;
when Iir_Kind_Process_Statement =>
Stmt := Get_Sequential_Statement_Chain (Parent);
return;
when Iir_Kind_If_Statement
| Iir_Kind_Case_Statement =>
Stmt := Parent;
when Iir_Kind_For_Loop_Statement =>
declare
Param : constant Node :=
Get_Parameter_Specification (Parent);
Val : Valtyp;
begin
-- Update index
Val := Get_Value (Process.Instance, Param);
Update_Index (Val.Typ.Drange, Val);
-- Test.
if Elab.Vhdl_Objtypes.In_Range (Val.Typ.Drange,
Read_Discrete (Val))
then
Stmt := Get_Sequential_Statement_Chain (Parent);
return;
end if;
-- End of loop.
Synth.Vhdl_Stmts.Finish_For_Loop_Statement
(Process.Instance, Parent);
Stmt := Parent;
end;
when Iir_Kind_While_Loop_Statement =>
if Execute_Condition (Process.Instance, Get_Condition (Parent))
then
Stmt := Get_Sequential_Statement_Chain (Parent);
return;
else
Stmt := Parent;
end if;
when Iir_Kind_Procedure_Body =>
Finish_Procedure_Call (Process, Parent, Stmt);
exit when Stmt = Null_Node;
when others =>
Vhdl.Errors.Error_Kind ("next_statement", Parent);
end case;
N_Stmt := Get_Chain (Stmt);
if N_Stmt /= Null_Node then
Stmt := N_Stmt;
return;
end if;
Parent := Get_Parent (Stmt);
end loop;
end Next_Parent_Statement;
procedure Next_Statement (Process : Process_State_Acc;
Stmt : in out Node)
is
N_Stmt : Node;
begin
N_Stmt := Get_Chain (Stmt);
if N_Stmt /= Null_Node then
Stmt := N_Stmt;
return;
end if;
Next_Parent_Statement (Process, Get_Parent (Stmt), Stmt);
end Next_Statement;
procedure Add_Wait_Sensitivity (Typ : Type_Acc; Sig : Memory_Ptr) is
begin
case Typ.Kind is
when Type_Scalars =>
Grt.Processes.Ghdl_Process_Wait_Add_Sensitivity (Read_Sig (Sig));
when Type_Vector
| Type_Array =>
declare
Len : constant Uns32 := Typ.Abound.Len;
begin
for I in 1 .. Len loop
Add_Wait_Sensitivity
(Typ.Arr_El, Sig_Index (Sig, (Len - I) * Typ.Arr_El.W));
end loop;
end;
when Type_Record =>
for I in Typ.Rec.E'Range loop
Add_Wait_Sensitivity
(Typ.Rec.E (I).Typ,
Sig_Index (Sig, Typ.Rec.E (I).Offs.Net_Off));
end loop;
when others =>
raise Internal_Error;
end case;
end Add_Wait_Sensitivity;
procedure Execute_Wait_Statement (Inst : Synth_Instance_Acc;
Stmt : Node)
is
Marker : Mark_Type;
Expr : Node;
List : Node_List;
Val : Valtyp;
Timeout : Int64;
begin
Mark_Expr_Pool (Marker);
-- LRM93 8.1
-- The execution of a wait statement causes the time expression to
-- be evaluated to determine the timeout interval.
Expr := Get_Timeout_Clause (Stmt);
if Expr /= Null_Node then
Val := Synth.Vhdl_Expr.Synth_Expression (Inst, Expr);
Timeout := Read_Discrete (Val);
if Timeout < 0 then
Error_Msg_Exec (Stmt, "negative timeout value");
end if;
Grt.Processes.Ghdl_Process_Wait_Set_Timeout
(Std_Time (Timeout), null, 0);
end if;
List := Get_Sensitivity_List (Stmt);
Expr := Get_Condition_Clause (Stmt);
if Expr /= Null_Node and then List = Null_Iir_List then
List := Create_Iir_List;
Vhdl.Canon.Canon_Extract_Sensitivity_Expression (Expr, List);
Set_Sensitivity_List (Stmt, List);
Set_Is_Ref (Stmt, True);
end if;
if List /= Null_Iir_List then
declare
It : List_Iterator;
El : Node;
Info : Target_Info;
Sig : Memory_Ptr;
begin
It := List_Iterate (List);
while Is_Valid (It) loop
El := Get_Element (It);
Info := Synth_Target (Inst, El);
Sig := Signals_Table.Table (Info.Obj.Val.S).Sig;
Add_Wait_Sensitivity
(Info.Targ_Type, Sig_Index (Sig, Info.Off.Net_Off));
Next (It);
end loop;
end;
end if;
Release_Expr_Pool (Marker);
-- LRM93 8.1
-- It also causes the execution of the corresponding process
-- statement to be suspended.
Grt.Processes.Ghdl_Process_Wait_Suspend;
end Execute_Wait_Statement;
function Resume_Wait_Statement (Inst : Synth_Instance_Acc;
Stmt : Node) return Boolean is
begin
-- LRM93 8.1
-- The suspended process will resume, at the latest, immediately
-- after the timeout interval has expired.
if not Grt.Processes.Ghdl_Process_Wait_Timed_Out then
-- Compute the condition clause only if the timeout has not
-- expired.
-- LRM93 8.1
-- If such an event occurs, the condition in the condition clause
-- is evaluated.
--
-- if no condition clause appears, the condition clause until true
-- is assumed.
if not Execute_Condition (Inst, Get_Condition_Clause (Stmt)) then
-- LRM93 8.1
-- If the value of the condition is FALSE, the process will
-- re-suspend.
-- Such re-suspension does not involve the recalculation of
-- the timeout interval.
Grt.Processes.Ghdl_Process_Wait_Suspend;
return True;
end if;
end if;
-- LRM93 8.1
-- If the value of the condition is TRUE, the process will resume.
-- next statement.
Grt.Processes.Ghdl_Process_Wait_Close;
return False;
end Resume_Wait_Statement;
procedure Execute_Procedure_Call_Statement (Process : Process_State_Acc;
Stmt : Node;
Next_Stmt : out Node)
is
use Vhdl.Errors;
Inst : constant Synth_Instance_Acc := Process.Instance;
Call : constant Node := Get_Procedure_Call (Stmt);
Imp : constant Node := Get_Implementation (Call);
Obj : constant Node := Get_Method_Object (Call);
Assoc_Chain : constant Node := Get_Parameter_Association_Chain (Call);
Area_Mark : Mark_Type;
Sub_Inst : Synth_Instance_Acc;
begin
Areapools.Mark (Area_Mark, Instance_Pool.all);
if Get_Implicit_Definition (Imp) /= Iir_Predefined_None then
declare
Inter_Chain : constant Node :=
Get_Interface_Declaration_Chain (Imp);
begin
pragma Assert (Obj = Null_Node);
Sub_Inst := Synth_Subprogram_Call_Instance (Inst, Imp, Imp);
Synth_Subprogram_Association
(Sub_Inst, Inst, Inter_Chain, Assoc_Chain);
Synth.Vhdl_Static_Proc.Synth_Static_Procedure
(Sub_Inst, Imp, Call);
Synth_Subprogram_Back_Association
(Sub_Inst, Inst, Inter_Chain, Assoc_Chain);
Next_Stmt := Null_Node;
end;
else
declare
Bod : constant Node :=
Vhdl.Sem_Inst.Get_Subprogram_Body_Origin (Imp);
Inter_Chain : constant Node :=
Get_Interface_Declaration_Chain (Imp);
begin
if Get_Foreign_Flag (Imp) then
Synth.Errors.Error_Msg_Synth
(+Stmt, "call to foreign %n is not supported", +Imp);
Next_Stmt := Null_Node;
return;
end if;
if Obj /= Null_Node then
Sub_Inst := Synth_Protected_Call_Instance (Inst, Obj, Imp, Bod);
else
Sub_Inst := Synth_Subprogram_Call_Instance (Inst, Imp, Bod);
end if;
-- Note: in fact the uninstantiated scope is the instantiated
-- one!
Set_Uninstantiated_Scope (Sub_Inst, Imp);
Synth_Subprogram_Association
(Sub_Inst, Inst, Inter_Chain, Assoc_Chain);
Process.Instance := Sub_Inst;
Elab.Vhdl_Decls.Elab_Declarations
(Sub_Inst, Get_Declaration_Chain (Bod), True);
if Get_Suspend_Flag (Bod) then
Next_Stmt := Get_Sequential_Statement_Chain (Bod);
return;
-- TODO: end of call.
else
Execute_Sequential_Statements (Process);
Synth_Subprogram_Back_Association
(Sub_Inst, Inst, Inter_Chain, Assoc_Chain);
Next_Stmt := Null_Node;
end if;
end;
end if;
if Elab.Debugger.Flag_Need_Debug then
Elab.Debugger.Debug_Leave (Sub_Inst);
end if;
Free_Elab_Instance (Sub_Inst);
Areapools.Release (Area_Mark, Instance_Pool.all);
end Execute_Procedure_Call_Statement;
procedure Execute_Waveform_Assignment (Inst : Synth_Instance_Acc;
Target : Target_Info;
Stmt : Node;
Waveform : Node)
is
use Synth.Vhdl_Expr;
V_Aft : Std_Time;
Start : Boolean;
procedure Execute_Signal_Assignment (Inst : Synth_Instance_Acc;
Target : Target_Info;
Val : Valtyp;
Loc : Node);
procedure Execute_Aggregate_Signal_Assignment is
new Assign_Aggregate (Execute_Signal_Assignment);
procedure Execute_Signal_Assignment (Inst : Synth_Instance_Acc;
Target : Target_Info;
Val : Valtyp;
Loc : Node)
is
Sig : Memtyp;
begin
case Target.Kind is
when Target_Aggregate =>
Execute_Aggregate_Signal_Assignment
(Inst, Target.Aggr, Target.Targ_Type, Val, Loc);
when Target_Simple =>
declare
E : Signal_Entry renames
Signals_Table.Table (Target.Obj.Val.S);
begin
Sig := (Target.Targ_Type,
Sig_Index (E.Sig, Target.Off.Net_Off));
end;
Assign_Value_To_Signal
(Sig, Start, V_Aft, V_Aft, Get_Value_Memtyp (Val));
when Target_Memory =>
raise Internal_Error;
end case;
end Execute_Signal_Assignment;
Wf : Node;
Val : Valtyp;
Aft : Node;
Rej : Node;
begin
Rej := Get_Reject_Time_Expression (Stmt);
if Rej /= Null_Node then
raise Internal_Error;
end if;
Wf := Waveform;
Start := True;
loop
Aft := Get_Time (Wf);
if Aft /= Null_Node then
Val := Synth_Expression (Inst, Aft);
V_Aft := Std_Time (Read_I64 (Val.Val.Mem));
else
V_Aft := 0;
end if;
Val := Synth_Expression_With_Type
(Inst, Get_We_Value (Wf), Target.Targ_Type);
Val := Synth_Subtype_Conversion
(Inst, Val, Target.Targ_Type, False, Wf);
Execute_Signal_Assignment (Inst, Target, Val, Wf);
Wf := Get_Chain (Wf);
exit when Wf = Null_Node;
Start := False;
end loop;
end Execute_Waveform_Assignment;
procedure Execute_Simple_Signal_Assignment (Inst : Synth_Instance_Acc;
Stmt : Node)
is
use Synth.Vhdl_Expr;
Target : constant Node := Get_Target (Stmt);
Marker : Mark_Type;
Info : Target_Info;
begin
Mark_Expr_Pool (Marker);
Info := Synth_Target (Inst, Target);
Execute_Waveform_Assignment
(Inst, Info, Stmt, Get_Waveform_Chain (Stmt));
Release_Expr_Pool (Marker);
end Execute_Simple_Signal_Assignment;
procedure Execute_Conditional_Signal_Assignment (Inst : Synth_Instance_Acc;
Stmt : Node)
is
use Synth.Vhdl_Expr;
Target : constant Node := Get_Target (Stmt);
Marker : Mark_Type;
Cw : Node;
Cond : Node;
Info : Target_Info;
begin
Mark_Expr_Pool (Marker);
Info := Synth_Target (Inst, Target);
Cw := Get_Conditional_Waveform_Chain (Stmt);
while Cw /= Null_Node loop
Cond := Get_Condition (Cw);
if Cond = Null_Node
or else Execute_Condition (Inst, Cond)
then
Execute_Waveform_Assignment
(Inst, Info, Stmt, Get_Waveform_Chain (Cw));
exit;
end if;
Cw := Get_Chain (Cw);
end loop;
Release_Expr_Pool (Marker);
end Execute_Conditional_Signal_Assignment;
procedure Execute_Selected_Signal_Assignment (Inst : Synth_Instance_Acc;
Stmt : Node)
is
use Synth.Vhdl_Expr;
Target : constant Node := Get_Target (Stmt);
Marker : Mark_Type;
Sel : Memtyp;
Sw : Node;
Wf : Node;
Info : Target_Info;
Eq : Boolean;
begin
Mark_Expr_Pool (Marker);
Info := Synth_Target (Inst, Target);
Sel := Get_Memtyp (Synth_Expression (Inst, Get_Expression (Stmt)));
Sw := Get_Selected_Waveform_Chain (Stmt);
while Sw /= Null_Node loop
if not Get_Same_Alternative_Flag (Sw) then
Wf := Get_Associated_Chain (Sw);
else
pragma Assert (Get_Associated_Chain (Sw) = Null_Node);
null;
end if;
case Iir_Kinds_Choice (Get_Kind (Sw)) is
when Iir_Kind_Choice_By_Expression =>
declare
Ch : Valtyp;
begin
Ch := Synth_Expression (Inst, Get_Choice_Expression (Sw));
Eq := Is_Equal (Sel, Get_Memtyp (Ch));
end;
when Iir_Kind_Choice_By_Others =>
Eq := True;
when others =>
raise Internal_Error;
end case;
if Eq then
Execute_Waveform_Assignment (Inst, Info, Stmt, Wf);
exit;
end if;
Sw := Get_Chain (Sw);
end loop;
Release_Expr_Pool (Marker);
end Execute_Selected_Signal_Assignment;
procedure Assertion_Report_Msg (Inst : Synth_Instance_Acc;
Stmt : Node;
Severity : Natural;
Msg : Valtyp)
is
pragma Unreferenced (Inst);
use Grt.Severity;
use Grt.Errors;
begin
Report_S (Vhdl.Errors.Disp_Location (Stmt));
Diag_C (":@");
Diag_C_Now;
Diag_C (":(");
if Get_Kind (Stmt) = Iir_Kind_Report_Statement then
Diag_C ("report");
else
Diag_C ("assert");
end if;
Diag_C (' ');
case Severity is
when Note_Severity =>
Diag_C ("note");
when Warning_Severity =>
Diag_C ("warning");
when Error_Severity =>
Diag_C ("error");
when Failure_Severity =>
Diag_C ("failure");
when others =>
Diag_C ("??");
end case;
Diag_C ("): ");
if Msg = No_Valtyp then
Diag_C ("Assertion violation.");
else
Diag_C (Value_To_String (Msg));
end if;
Report_E;
end Assertion_Report_Msg;
procedure Execute_Assertion_Statement (Inst : Synth_Instance_Acc;
Stmt : Node)
is
use Grt.Options;
begin
if Execute_Condition (Inst, Get_Assertion_Condition (Stmt)) then
return;
end if;
-- TODO: ieee asserts vs user asserts.
case Asserts_Policy is
when Enable_Asserts =>
null;
when Disable_Asserts =>
return;
when Disable_Asserts_At_Time_0 =>
if Current_Time = 0 then
return;
end if;
end case;
Exec_Failed_Assertion (Inst, Stmt);
end Execute_Assertion_Statement;
procedure Execute_Sequential_Statements_Inner (Process : Process_State_Acc;
First_Stmt : Node;
Is_Resume : Boolean)
is
Inst : Synth_Instance_Acc;
Stmt : Node;
Resume : Boolean;
begin
Stmt := First_Stmt;
Resume := Is_Resume;
loop
Inst := Process.Instance;
if Synth.Flags.Flag_Trace_Statements then
Elab.Vhdl_Debug.Put_Stmt_Trace (Stmt);
end if;
if Elab.Debugger.Flag_Need_Debug then
Elab.Debugger.Debug_Break (Inst, Stmt);
end if;
pragma Assert (Is_Expr_Pool_Empty);
case Get_Kind (Stmt) is
when Iir_Kind_Null_Statement =>
Next_Statement (Process, Stmt);
when Iir_Kind_For_Loop_Statement =>
declare
Val : Valtyp;
begin
Synth.Vhdl_Stmts.Init_For_Loop_Statement (Inst, Stmt, Val);
if Elab.Vhdl_Objtypes.In_Range (Val.Typ.Drange,
Read_Discrete (Val))
then
Stmt := Get_Sequential_Statement_Chain (Stmt);
else
Synth.Vhdl_Stmts.Finish_For_Loop_Statement (Inst, Stmt);
Next_Statement (Process, Stmt);
end if;
end;
when Iir_Kind_While_Loop_Statement =>
if Execute_Condition (Inst, Get_Condition (Stmt)) then
Stmt := Get_Sequential_Statement_Chain (Stmt);
else
Next_Statement (Process, Stmt);
end if;
when Iir_Kind_Exit_Statement =>
if Execute_Condition (Inst, Get_Condition (Stmt)) then
declare
Label : constant Node := Get_Loop_Label (Stmt);
begin
loop
Stmt := Get_Parent (Stmt);
case Get_Kind (Stmt) is
when Iir_Kind_For_Loop_Statement =>
-- Need to finalize for-loop statements.
Synth.Vhdl_Stmts.Finish_For_Loop_Statement
(Inst, Stmt);
exit when Label = Null_Node
or else Label = Stmt;
when Iir_Kind_While_Loop_Statement =>
exit when Label = Null_Node
or else Label = Stmt;
when others =>
null;
end case;
end loop;
end;
end if;
Next_Statement (Process, Stmt);
when Iir_Kind_Next_Statement =>
if Execute_Condition (Inst, Get_Condition (Stmt)) then
declare
Label : constant Node := Get_Loop_Label (Stmt);
begin
loop
Stmt := Get_Parent (Stmt);
case Get_Kind (Stmt) is
when Iir_Kind_For_Loop_Statement =>
-- Need to finalize for-loop statements.
if Label = Null_Node or else Label = Stmt
then
Next_Parent_Statement (Process, Stmt, Stmt);
exit;
else
Synth.Vhdl_Stmts.Finish_For_Loop_Statement
(Inst, Stmt);
end if;
when Iir_Kind_While_Loop_Statement =>
if Label = Null_Node or else Label = Stmt
then
Next_Parent_Statement (Process, Stmt, Stmt);
exit;
end if;
when others =>
null;
end case;
end loop;
end;
else
Next_Statement (Process, Stmt);
end if;
when Iir_Kind_Return_Statement =>
pragma Assert (Get_Expression (Stmt) = Null_Node);
loop
Stmt := Get_Parent (Stmt);
case Get_Kind (Stmt) is
when Iir_Kind_For_Loop_Statement =>
-- Need to finalize for-loop statements.
Synth.Vhdl_Stmts.Finish_For_Loop_Statement
(Inst, Stmt);
when Iir_Kind_Procedure_Body =>
exit;
when others =>
null;
end case;
end loop;
Finish_Procedure_Call (Process, Stmt, Stmt);
pragma Assert (Is_Expr_Pool_Empty);
-- For a non-suspend procedure, return now to the caller.
exit when Stmt = Null_Node;
Next_Statement (Process, Stmt);
when Iir_Kind_If_Statement =>
declare
Els : Node;
begin
Els := Stmt;
loop
if Execute_Condition (Inst, Get_Condition (Els)) then
Stmt := Get_Sequential_Statement_Chain (Els);
exit;
end if;
Els := Get_Else_Clause (Els);
if Els = Null_Node then
Next_Statement (Process, Stmt);
exit;
end if;
end loop;
end;
when Iir_Kind_Case_Statement =>
declare
use Synth.Vhdl_Expr;
Expr : constant Node := Get_Expression (Stmt);
Marker : Mark_Type;
Sel : Valtyp;
begin
Mark_Expr_Pool (Marker);
Sel := Synth_Expression_With_Basetype (Inst, Expr);
Stmt := Synth.Vhdl_Stmts.Execute_Static_Case_Statement
(Inst, Stmt, Sel);
Release_Expr_Pool (Marker);
end;
when Iir_Kind_Assertion_Statement =>
Execute_Assertion_Statement (Inst, Stmt);
Next_Statement (Process, Stmt);
when Iir_Kind_Report_Statement =>
Synth.Vhdl_Stmts.Execute_Report_Statement (Inst, Stmt);
Next_Statement (Process, Stmt);
when Iir_Kind_Variable_Assignment_Statement =>
Synth.Vhdl_Stmts.Synth_Variable_Assignment (Inst, Stmt);
Next_Statement (Process, Stmt);
when Iir_Kind_Conditional_Variable_Assignment_Statement =>
Synth.Vhdl_Stmts.Synth_Conditional_Variable_Assignment
(Inst, Stmt);
Next_Statement (Process, Stmt);
when Iir_Kind_Simple_Signal_Assignment_Statement =>
Execute_Simple_Signal_Assignment (Inst, Stmt);
Next_Statement (Process, Stmt);
when Iir_Kind_Conditional_Signal_Assignment_Statement =>
Execute_Conditional_Signal_Assignment (Inst, Stmt);
Next_Statement (Process, Stmt);
when Iir_Kind_Wait_Statement =>
-- The suspend state is executed instead.
raise Internal_Error;
when Iir_Kind_Procedure_Call_Statement =>
-- Call of a procedure without suspend state.
declare
Next_Stmt : Node;
begin
Execute_Procedure_Call_Statement (Process, Stmt, Next_Stmt);
pragma Assert (Next_Stmt = Null_Node);
pragma Assert (Is_Expr_Pool_Empty);
Next_Statement (Process, Stmt);
end;
when Iir_Kind_Suspend_State_Statement =>
declare
Stmt2 : constant Node := Get_Chain (Stmt);
Next_Stmt : Node;
State : Int32;
State_Mem : Memory_Ptr;
begin
case Get_Kind (Stmt2) is
when Iir_Kind_Wait_Statement =>
if Resume then
Resume := Resume_Wait_Statement
(Process.Instance, Stmt2);
else
Execute_Wait_Statement (Process.Instance, Stmt2);
Resume := True;
end if;
if Resume then
-- Will resume, so first stop!
State_Mem := Get_Suspend_State_Var (Inst);
State := Get_Suspend_State_Index (Stmt);
Write_I32 (State_Mem, Ghdl_I32 (State));
exit;
else
-- Continue execution
Stmt := Stmt2;
Next_Statement (Process, Stmt);
end if;
when Iir_Kind_Procedure_Call_Statement =>
if Resume then
raise Internal_Error;
end if;
Execute_Procedure_Call_Statement
(Process, Stmt2, Next_Stmt);
pragma Assert (Is_Expr_Pool_Empty);
if Next_Stmt /= Null_Node then
-- User procedure.
-- Save current state.
State_Mem := Get_Suspend_State_Var (Inst);
State := Get_Suspend_State_Index (Stmt);
Write_I32 (State_Mem, Ghdl_I32 (State));
-- Start to execute the user procedure.
Inst := Process.Instance;
Stmt := Next_Stmt;
else
-- Implicit procedure, was already executed.
-- Continue execution
Stmt := Stmt2;
Next_Statement (Process, Stmt);
end if;
when others =>
raise Internal_Error;
end case;
end;
when others =>
Vhdl.Errors.Error_Kind ("execute_sequential_statements", Stmt);
end case;
exit when Stmt = Null_Node;
end loop;
end Execute_Sequential_Statements_Inner;
procedure Execute_Sequential_Statements (Process : Process_State_Acc)
is
Inst : Synth_Instance_Acc;
Src : Node;
Stmt : Node;
Resume : Boolean;
begin
Inst := Process.Instance;
Src := Get_Source_Scope (Inst);
if Get_Kind (Src) = Iir_Kind_Sensitized_Process_Statement
or else (Get_Kind (Src) = Iir_Kind_Procedure_Body
and then not Get_Suspend_Flag (Src))
then
-- No suspend, simply execute.
Stmt := Get_Sequential_Statement_Chain (Src);
Resume := True;
else
-- Find the resume instruction (or start instruction).
Get_Suspend_State_Statement (Inst, Stmt, Resume);
end if;
Execute_Sequential_Statements_Inner (Process, Stmt, Resume);
end Execute_Sequential_Statements;
procedure Execute_Concurrent_Procedure_Call (Proc : Process_State_Acc)
is
Next_Stmt : Node;
Resume : Boolean;
begin
if Proc.Instance = null then
-- Resume after implicit wait statement.
raise Internal_Error;
elsif Proc.Instance = Proc.Top_Instance then
-- Call procedure.
Execute_Procedure_Call_Statement (Proc, Proc.Proc, Next_Stmt);
if Next_Stmt = Null_Node then
-- Fully executed.
-- Execute implicit wait.
declare
Sens : Sensitivity_Index_Type;
begin
Sens := Processes_Table.Table (Proc.Idx).Sensitivity;
while Sens /= No_Sensitivity_Index loop
declare
S : Sensitivity_Entry renames
Sensitivity_Table.Table (Sens);
Base : constant Memory_Ptr :=
Signals_Table.Table (S.Sig).Sig;
begin
Add_Wait_Sensitivity
(S.Typ, Sig_Index (Base, S.Off.Net_Off));
Sens := S.Prev_Proc;
end;
end loop;
Grt.Processes.Ghdl_Process_Wait_Suspend;
return;
end;
else
-- Execute.
Execute_Sequential_Statements_Inner (Proc, Next_Stmt, False);
if Proc.Instance = Proc.Top_Instance then
-- Do implicit wait.
raise Internal_Error;
end if;
end if;
else
-- Resume within the procedure.
Get_Suspend_State_Statement (Proc.Instance, Next_Stmt, Resume);
Execute_Sequential_Statements_Inner (Proc, Next_Stmt, Resume);
if Proc.Instance = Proc.Top_Instance then
-- Do implicit wait
raise Internal_Error;
end if;
end if;
end Execute_Concurrent_Procedure_Call;
procedure Execute_Expression_Association (Proc_Idx : Process_Index_Type)
is
use Synth.Vhdl_Expr;
Mark : Mark_Type;
Proc : Proc_Record_Type renames Processes_Table.Table (Proc_Idx);
Drv : Driver_Entry renames Drivers_Table.Table (Proc.Drivers);
Sig : Signal_Entry renames Signals_Table.Table (Drv.Sig);
Val : Valtyp;
begin
Mark_Expr_Pool (Mark);
Val := Synth_Expression_With_Type
(Proc.Inst, Get_Actual (Proc.Proc), Drv.Typ);
Assign_Value_To_Signal
((Drv.Typ, Sig.Sig), True, 0, 0, Get_Value_Memtyp (Val));
Release_Expr_Pool (Mark);
end Execute_Expression_Association;
function To_Process_State_Acc is new Ada.Unchecked_Conversion
(Grt.Processes.Instance_Acc, Process_State_Acc);
procedure Process_Executer (Self : Grt.Processes.Instance_Acc)
is
use Simple_IO;
Process : Process_State_Acc renames
To_Process_State_Acc (Self);
begin
-- For debugger
Current_Process := Process;
Instance_Pool := Process.Pool;
-- Sanity checks.
pragma Assert (Is_Expr_Pool_Empty);
if Synth.Flags.Flag_Trace_Statements then
Put ("run process: ");
Elab.Vhdl_Debug.Disp_Instance_Path (Process.Top_Instance);
Put_Line (" (" & Vhdl.Errors.Disp_Location (Process.Proc) & ")");
end if;
case Get_Kind (Process.Proc) is
when Iir_Kind_Sensitized_Process_Statement =>
-- if Process.Instance.In_Wait_Flag then
-- raise Internal_Error;
-- end if;
Execute_Sequential_Statements (Process);
pragma Assert (Areapools.Is_Empty (Instance_Pool.all));
when Iir_Kind_Process_Statement =>
Execute_Sequential_Statements (Process);
when Iir_Kind_Concurrent_Assertion_Statement =>
if Elab.Debugger.Flag_Need_Debug then
Elab.Debugger.Debug_Break (Process.Instance, Process.Proc);
end if;
Execute_Assertion_Statement (Process.Instance, Process.Proc);
pragma Assert (Areapools.Is_Empty (Instance_Pool.all));
when Iir_Kind_Concurrent_Simple_Signal_Assignment =>
if Elab.Debugger.Flag_Need_Debug then
Elab.Debugger.Debug_Break (Process.Instance, Process.Proc);
end if;
Execute_Simple_Signal_Assignment (Process.Instance, Process.Proc);
pragma Assert (Areapools.Is_Empty (Instance_Pool.all));
when Iir_Kind_Concurrent_Conditional_Signal_Assignment =>
if Elab.Debugger.Flag_Need_Debug then
Elab.Debugger.Debug_Break (Process.Instance, Process.Proc);
end if;
Execute_Conditional_Signal_Assignment
(Process.Instance, Process.Proc);
pragma Assert (Areapools.Is_Empty (Instance_Pool.all));
when Iir_Kind_Concurrent_Selected_Signal_Assignment =>
if Elab.Debugger.Flag_Need_Debug then
Elab.Debugger.Debug_Break (Process.Instance, Process.Proc);
end if;
Execute_Selected_Signal_Assignment
(Process.Instance, Process.Proc);
pragma Assert (Areapools.Is_Empty (Instance_Pool.all));
when Iir_Kind_Association_Element_By_Expression =>
if Elab.Debugger.Flag_Need_Debug then
Elab.Debugger.Debug_Break (Process.Instance, Process.Proc);
end if;
Execute_Expression_Association (Process.Idx);
pragma Assert (Areapools.Is_Empty (Instance_Pool.all));
when Iir_Kind_Concurrent_Procedure_Call_Statement =>
if Elab.Debugger.Flag_Need_Debug then
Elab.Debugger.Debug_Break (Process.Instance, Process.Proc);
end if;
Execute_Concurrent_Procedure_Call (Process);
when others =>
raise Internal_Error;
end case;
Instance_Pool := null;
Current_Process := null;
end Process_Executer;
procedure Add_Sensitivity (Typ : Type_Acc; Sig : Memory_Ptr) is
begin
case Typ.Kind is
when Type_Logic
| Type_Bit
| Type_Discrete
| Type_Float =>
Grt.Processes.Ghdl_Process_Add_Sensitivity (Read_Sig (Sig));
when Type_Vector
| Type_Array =>
declare
Len : constant Uns32 := Typ.Abound.Len;
begin
for I in 1 .. Len loop
Add_Sensitivity
(Typ.Arr_El, Sig_Index (Sig, (Len - I) * Typ.Arr_El.W));
end loop;
end;
when Type_Record =>
for I in Typ.Rec.E'Range loop
Add_Sensitivity (Typ.Rec.E (I).Typ,
Sig_Index (Sig, Typ.Rec.E (I).Offs.Net_Off));
end loop;
when others =>
raise Internal_Error;
end case;
end Add_Sensitivity;
procedure Register_Sensitivity (Proc_Idx : Process_Index_Type)
is
Sens : Sensitivity_Index_Type;
begin
Sens := Processes_Table.Table (Proc_Idx).Sensitivity;
while Sens /= No_Sensitivity_Index loop
declare
S : Sensitivity_Entry renames Sensitivity_Table.Table (Sens);
Base : constant Memory_Ptr := Signals_Table.Table (S.Sig).Sig;
begin
Add_Sensitivity (S.Typ, Sig_Index (Base, S.Off.Net_Off));
Sens := S.Prev_Proc;
end;
end loop;
end Register_Sensitivity;
function To_Address is new Ada.Unchecked_Conversion
(Process_State_Acc, System.Address);
procedure Create_Process_Sensitized (Proc : Process_State_Acc)
is
use Grt.Processes;
Instance_Grt : constant Grt.Processes.Instance_Acc :=
To_Instance_Acc (Proc.all'Address);
begin
-- As those processes only suspend at the end, they don't need a
-- specific stack and can share the same stack.
Proc.Pool := Process_Pool'Access;
if Get_Postponed_Flag (Proc.Proc) then
Ghdl_Postponed_Sensitized_Process_Register (Instance_Grt,
Process_Executer'Access,
null, To_Address (Proc));
else
Ghdl_Sensitized_Process_Register (Instance_Grt,
Process_Executer'Access,
null, To_Address (Proc));
end if;
end Create_Process_Sensitized;
procedure PSL_Process_Executer (Self : Grt.Processes.Instance_Acc);
pragma Convention (C, PSL_Process_Executer);
procedure PSL_Assert_Finalizer (Self : Grt.Processes.Instance_Acc);
pragma Convention (C, PSL_Assert_Finalizer);
function Execute_Psl_Expr (Inst : Synth_Instance_Acc;
Expr : PSL_Node;
Eos : Boolean)
return Boolean
is
use Vhdl.Types;
use Vhdl.Utils;
use PSL.Nodes;
begin
case Get_Kind (Expr) is
when N_HDL_Expr
| N_HDL_Bool =>
declare
E : constant Vhdl_Node := Get_HDL_Node (Expr);
Rtype : constant Vhdl_Node := Get_Base_Type (Get_Type (E));
Res : Valtyp;
V : Ghdl_U8;
begin
Res := Synth.Vhdl_Expr.Synth_Expression (Inst, E);
if Rtype = Vhdl.Std_Package.Boolean_Type_Definition then
return Read_U8 (Res.Val.Mem) = 1;
elsif Rtype = Vhdl.Ieee.Std_Logic_1164.Std_Ulogic_Type then
V := Read_U8 (Res.Val.Mem);
return V = 3 or V = 7; -- 1 or H
else
PSL.Errors.Error_Kind ("execute_psl_expr", Expr);
end if;
end;
when N_True =>
return True;
when N_EOS =>
return Eos;
when N_Not_Bool =>
return not Execute_Psl_Expr (Inst, Get_Boolean (Expr), Eos);
when N_And_Bool =>
return Execute_Psl_Expr (Inst, Get_Left (Expr), Eos)
and Execute_Psl_Expr (Inst, Get_Right (Expr), Eos);
when N_Or_Bool =>
return Execute_Psl_Expr (Inst, Get_Left (Expr), Eos)
or Execute_Psl_Expr (Inst, Get_Right (Expr), Eos);
when others =>
PSL.Errors.Error_Kind ("execute_psl_expr", Expr);
end case;
end Execute_Psl_Expr;
procedure PSL_Process_Executer (Self : Grt.Processes.Instance_Acc)
is
use PSL.NFAs;
E : constant Process_State_Acc := To_Process_State_Acc (Self);
Nvec : Boolean_Vector (E.States.all'Range);
Marker : Mark_Type;
V : Boolean;
NFA : PSL_NFA;
S : NFA_State;
S_Num : Nat32;
Ed : NFA_Edge;
Sd : NFA_State;
Sd_Num : Nat32;
begin
-- Exit now if already covered (never set for assertion).
if E.Done then
return;
end if;
Instance_Pool := Process_Pool'Access;
-- Current_Process := No_Process;
Mark_Expr_Pool (Marker);
V := Execute_Psl_Expr (E.Instance, Get_PSL_Clock (E.Proc), False);
Release_Expr_Pool (Marker);
if V then
Nvec := (others => False);
case Get_Kind (E.Proc) is
when Iir_Kind_Psl_Cover_Directive
| Iir_Kind_Psl_Endpoint_Declaration =>
Nvec (0) := True;
when others =>
null;
end case;
-- For each state: if set, evaluate all outgoing edges.
NFA := Get_PSL_NFA (E.Proc);
S := Get_First_State (NFA);
while S /= No_State loop
S_Num := Get_State_Label (S);
if E.States (S_Num) then
Ed := Get_First_Src_Edge (S);
while Ed /= No_Edge loop
Sd := Get_Edge_Dest (Ed);
Sd_Num := Get_State_Label (Sd);
if not Nvec (Sd_Num) then
Mark_Expr_Pool (Marker);
V := Execute_Psl_Expr
(E.Instance, Get_Edge_Expr (Ed), False);
Release_Expr_Pool (Marker);
if V then
Nvec (Sd_Num) := True;
end if;
end if;
Ed := Get_Next_Src_Edge (Ed);
end loop;
end if;
S := Get_Next_State (S);
end loop;
-- Check fail state.
S := Get_Final_State (NFA);
S_Num := Get_State_Label (S);
pragma Assert (S_Num = Get_PSL_Nbr_States (E.Proc) - 1);
case Get_Kind (E.Proc) is
when Iir_Kind_Psl_Assert_Directive =>
if Nvec (S_Num) then
Exec_Failed_Assertion (E.Instance, E.Proc);
end if;
when Iir_Kind_Psl_Assume_Directive =>
if Nvec (S_Num) then
Exec_Failed_Assertion (E.Instance, E.Proc);
end if;
when Iir_Kind_Psl_Cover_Directive =>
if Nvec (S_Num) then
if Get_Report_Expression (E.Proc) /= Null_Iir then
Exec_Failed_Assertion (E.Instance, E.Proc);
end if;
E.Done := True;
end if;
-- when Iir_Kind_Psl_Endpoint_Declaration =>
-- declare
-- Info : constant Sim_Info_Acc := Get_Info (E.Stmt);
-- begin
-- E.Instance.Objects (Info.Slot).B1 := Ghdl_B1 (Nvec (S_Num));
-- end;
when others =>
Vhdl.Errors.Error_Kind ("PSL_Process_Executer", E.Proc);
end case;
E.States.all := Nvec;
end if;
Instance_Pool := null;
-- Current_Process := null;
end PSL_Process_Executer;
procedure PSL_Assert_Finalizer (Self : Grt.Processes.Instance_Acc)
is
use PSL.NFAs;
Ent : constant Process_State_Acc := To_Process_State_Acc (Self);
NFA : constant PSL_NFA := Get_PSL_NFA (Ent.Proc);
S : NFA_State;
E : NFA_Edge;
Sd : NFA_State;
S_Num : Int32;
begin
S := Get_Final_State (NFA);
E := Get_First_Dest_Edge (S);
while E /= No_Edge loop
Sd := Get_Edge_Src (E);
if PSL.NFAs.Utils.Has_EOS (Get_Edge_Expr (E)) then
S_Num := Get_State_Label (Sd);
if Ent.States (S_Num)
and then
Execute_Psl_Expr (Ent.Instance, Get_Edge_Expr (E), True)
then
Exec_Failed_Assertion (Ent.Instance, Ent.Proc);
exit;
end if;
end if;
E := Get_Next_Dest_Edge (E);
end loop;
end PSL_Assert_Finalizer;
procedure Create_PSL (Proc : in out Process_State_Type;
Inst : System.Address)
is
Stmt : constant Node := Proc.Proc;
begin
-- Create the vector.
Proc.States := new Boolean_Vector'
(0 .. Get_PSL_Nbr_States (Stmt) - 1 => False);
Proc.States (0) := True;
Grt.Processes.Ghdl_Process_Register
(To_Instance_Acc (Inst), PSL_Process_Executer'Access,
null, System.Null_Address);
case Get_Kind (Proc.Proc) is
when Iir_Kind_Psl_Assert_Directive
| Iir_Kind_Psl_Assume_Directive =>
if Get_PSL_EOS_Flag (Proc.Proc) then
Grt.Processes.Ghdl_Finalize_Register
(To_Instance_Acc (Inst), PSL_Assert_Finalizer'Access);
end if;
when Iir_Kind_Psl_Cover_Directive =>
-- TODO
null;
when others =>
null;
end case;
end Create_PSL;
procedure Create_Processes
is
use Grt.Processes;
Proc : Node;
Instance : Synth_Instance_Acc;
Instance_Grt : Grt.Processes.Instance_Acc;
Instance_Addr : System.Address;
begin
Processes_State := new Process_State_Array (1 .. Processes_Table.Last);
for I in Processes_Table.First .. Processes_Table.Last loop
Instance := Processes_Table.Table (I).Inst;
Proc := Processes_Table.Table (I).Proc;
Processes_State (I) := (Kind => Kind_Process,
Top_Instance => Instance,
Proc => Proc,
Idx => I,
Instance => Instance,
Pool => <>);
Current_Process := Processes_State (I)'Access;
Instance_Addr := Processes_State (I)'Address;
Instance_Grt := To_Instance_Acc (Instance_Addr);
case Get_Kind (Proc) is
when Iir_Kind_Concurrent_Assertion_Statement =>
Create_Process_Sensitized (Current_Process);
Register_Sensitivity (I);
when Iir_Kind_Sensitized_Process_Statement
| Iir_Kind_Concurrent_Simple_Signal_Assignment
| Iir_Kind_Concurrent_Conditional_Signal_Assignment
| Iir_Kind_Concurrent_Selected_Signal_Assignment =>
declare
Driver_List: Iir_List;
begin
Driver_List := Trans_Analyzes.Extract_Drivers (Proc);
Create_Process_Sensitized (Current_Process);
pragma Assert (Areapools.Is_Empty (Expr_Pool));
Register_Sensitivity (I);
pragma Assert (Areapools.Is_Empty (Expr_Pool));
Create_Process_Drivers (Instance, Proc, Driver_List);
pragma Assert (Areapools.Is_Empty (Expr_Pool));
Trans_Analyzes.Free_Drivers_List (Driver_List);
end;
when Iir_Kind_Association_Element_By_Expression =>
Processes_State (I).Pool := Process_Pool'Access;
Ghdl_Sensitized_Process_Register
(Instance_Grt,
Process_Executer'Access,
null, Instance_Addr);
Register_Sensitivity (I);
Create_Process_Drivers (I);
when Iir_Kind_Process_Statement
| Iir_Kind_Concurrent_Procedure_Call_Statement =>
declare
Driver_List: Iir_List;
begin
-- As those processes can suspend, they need a dedicated
-- stack.
Processes_State (I).Pool := new Areapools.Areapool;
Driver_List := Trans_Analyzes.Extract_Drivers (Proc);
if Get_Postponed_Flag (Proc) then
Ghdl_Postponed_Process_Register
(Instance_Grt,
Process_Executer'Access,
null, Instance_Addr);
else
Ghdl_Process_Register
(Instance_Grt,
Process_Executer'Access,
null, Instance_Addr);
end if;
Create_Process_Drivers (Instance, Proc, Driver_List);
Trans_Analyzes.Free_Drivers_List (Driver_List);
end;
when Iir_Kind_Psl_Assert_Directive =>
Processes_State (I) := (Kind => Kind_PSL,
Top_Instance => Instance,
Proc => Proc,
Idx => I,
Instance => Instance,
Done => False,
States => null);
Create_PSL (Processes_State (I), Processes_State (I)'Address);
when others =>
Vhdl.Errors.Error_Kind ("create_processes", Proc);
end case;
pragma Assert (Areapools.Is_Empty (Expr_Pool));
end loop;
end Create_Processes;
type Resolver_Read_Mode is (Read_Port, Read_Driver);
procedure Resolver_Read_Value (Dst : Memtyp;
Sig : Memory_Ptr;
Mode : Resolver_Read_Mode;
Index : Ghdl_Index_Type) is
begin
case Dst.Typ.Kind is
when Type_Bit
| Type_Logic
| Type_Discrete
| Type_Float =>
declare
S : constant Ghdl_Signal_Ptr := Read_Sig (Sig);
Val : Ghdl_Value_Ptr;
begin
case Mode is
when Read_Port =>
Val := Ghdl_Signal_Read_Port (S, Index);
when Read_Driver =>
Val := Ghdl_Signal_Read_Driver (S, Index);
end case;
Write_Ghdl_Value (Dst, Val.all);
end;
when Type_Vector
| Type_Array =>
declare
Typ : constant Type_Acc := Dst.Typ;
Len : constant Uns32 := Typ.Abound.Len;
begin
for I in 1 .. Len loop
Resolver_Read_Value
((Typ.Arr_El, Dst.Mem + Size_Type (I - 1) * Typ.Arr_El.Sz),
Sig_Index (Sig, (Len - I) * Typ.Arr_El.W),
Mode, Index);
end loop;
end;
when Type_Record =>
for I in Dst.Typ.Rec.E'Range loop
declare
E : Rec_El_Type renames Dst.Typ.Rec.E (I);
begin
Resolver_Read_Value ((E.Typ, Dst.Mem + E.Offs.Mem_Off),
Sig_Index (Sig, E.Offs.Net_Off),
Mode, Index);
end;
end loop;
when others =>
raise Internal_Error;
end case;
end Resolver_Read_Value;
type Read_Signal_Enum is
(
-- Read_Signal_Last_Value,
-- For conversion functions.
Read_Signal_Driving_Value,
Read_Signal_Effective_Value --,
-- 'Driving_Value
-- Read_Signal_Driver_Value
);
procedure Exec_Read_Signal (Sig: Memory_Ptr;
Val : Memtyp;
Attr : Read_Signal_Enum)
is
S : Ghdl_Signal_Ptr;
begin
case Val.Typ.Kind is
when Type_Bit
| Type_Logic
| Type_Discrete
| Type_Float =>
S := Read_Sig (Sig);
case Attr is
when Read_Signal_Driving_Value =>
Write_Ghdl_Value (Val, S.Driving_Value);
when Read_Signal_Effective_Value =>
Write_Ghdl_Value (Val, S.Value_Ptr.all);
end case;
when Type_Vector
| Type_Array =>
declare
Typ : constant Type_Acc := Val.Typ;
Len : constant Uns32 := Typ.Abound.Len;
begin
for I in 1 .. Len loop
Exec_Read_Signal
(Sig_Index (Sig, (Len - I) * Typ.Arr_El.W),
(Typ.Arr_El, Val.Mem + Size_Type (I - 1) * Typ.Arr_El.Sz),
Attr);
end loop;
end;
when Type_Record =>
for I in Val.Typ.Rec.E'Range loop
declare
E : Rec_El_Type renames Val.Typ.Rec.E (I);
begin
Exec_Read_Signal (Sig_Index (Sig, E.Offs.Net_Off),
(E.Typ, Val.Mem + E.Offs.Mem_Off),
Attr);
end;
end loop;
when others =>
raise Internal_Error;
end case;
end Exec_Read_Signal;
type Write_Signal_Enum is
(Write_Signal_Driving_Value,
Write_Signal_Effective_Value);
procedure Exec_Write_Signal (Sig: Memory_Ptr;
Val : Memtyp;
Attr : Write_Signal_Enum)
is
S : Ghdl_Signal_Ptr;
begin
case Val.Typ.Kind is
when Type_Bit
| Type_Logic
| Type_Discrete
| Type_Float =>
S := Read_Sig (Sig);
case Attr is
when Write_Signal_Driving_Value =>
S.Driving_Value := To_Ghdl_Value (Val);
when Write_Signal_Effective_Value =>
S.Value_Ptr.all := To_Ghdl_Value (Val);
end case;
when Type_Vector
| Type_Array =>
declare
Typ : constant Type_Acc := Val.Typ;
Len : constant Uns32 := Typ.Abound.Len;
begin
for I in 1 .. Len loop
Exec_Write_Signal
(Sig_Index (Sig, (Len - I) * Typ.Arr_El.W),
(Typ.Arr_El, Val.Mem + Size_Type (I - 1) * Typ.Arr_El.Sz),
Attr);
end loop;
end;
when Type_Record =>
for I in Val.Typ.Rec.E'Range loop
declare
E : Rec_El_Type renames Val.Typ.Rec.E (I);
begin
Exec_Write_Signal (Sig_Index (Sig, E.Offs.Net_Off),
(E.Typ, Val.Mem + E.Offs.Mem_Off),
Attr);
end;
end loop;
when others =>
raise Internal_Error;
end case;
end Exec_Write_Signal;
type Resolv_Instance_Type is record
Func : Iir;
Inst : Synth_Instance_Acc;
Sig : Memory_Ptr;
Idx_Typ : Type_Acc;
Arr_Typ : Type_Acc;
end record;
type Resolv_Instance_Acc is access Resolv_Instance_Type;
-- The resolution procedure for GRT.
procedure Resolution_Proc (Instance_Addr : System.Address;
Val : System.Address;
Bool_Vec : System.Address;
Vec_Len : Ghdl_Index_Type;
Nbr_Drv : Ghdl_Index_Type;
Nbr_Ports : Ghdl_Index_Type);
pragma Convention (C, Resolution_Proc);
procedure Resolution_Proc (Instance_Addr : System.Address;
Val : System.Address;
Bool_Vec : System.Address;
Vec_Len : Ghdl_Index_Type;
Nbr_Drv : Ghdl_Index_Type;
Nbr_Ports : Ghdl_Index_Type)
is
pragma Unreferenced (Val);
R : Resolv_Instance_Type;
pragma Import (Ada, R);
for R'Address use Instance_Addr;
type Bool_Array is array (1 .. Nbr_Drv) of Boolean;
Vec : Bool_Array;
pragma Import (Ada, Vec);
for Vec'Address use Bool_Vec;
Len : constant Iir_Index32 := Iir_Index32 (Vec_Len + Nbr_Ports);
Bnd : Bound_Type;
El_Typ : constant Type_Acc := R.Arr_Typ.Uarr_El;
Stride : constant Size_Type := El_Typ.Sz;
Arr_Typ : Type_Acc;
Arr : Memtyp;
Off : Size_Type;
Res : Valtyp;
Expr_Marker, Inst_Marker : Mark_Type;
begin
Mark_Expr_Pool (Expr_Marker);
Instance_Pool := Process_Pool'Access;
Areapools.Mark (Inst_Marker, Instance_Pool.all);
pragma Assert (Areapools.Is_Empty (Instance_Pool.all));
-- Create the type.
Bnd := Elab.Vhdl_Types.Create_Bounds_From_Length (R.Idx_Typ.Drange, Len);
Arr_Typ := Create_Array_Type (Bnd, True, El_Typ);
-- Allocate the array.
Arr := Create_Memory (Arr_Typ);
-- Write ports.
Off := 0;
for I in 1 .. Nbr_Ports loop
Resolver_Read_Value ((El_Typ, Arr.Mem + Off),
R.Sig, Read_Port, I - 1);
Off := Off + Stride;
end loop;
-- Write drivers.
for I in 1 .. Nbr_Drv loop
if Vec (I) then
Resolver_Read_Value ((El_Typ, Arr.Mem + Off),
R.Sig, Read_Driver, I - 1);
Off := Off + Stride;
end if;
end loop;
-- Call resolution function
Res := Exec_Resolution_Call (R.Inst, R.Func, Create_Value_Memtyp (Arr));
-- Set driving value.
Exec_Write_Signal (R.Sig, (Res.Typ, Res.Val.Mem),
Write_Signal_Driving_Value);
Release_Expr_Pool (Expr_Marker);
Areapools.Release (Inst_Marker, Instance_Pool.all);
pragma Assert (Is_Expr_Pool_Empty);
pragma Assert (Areapools.Is_Empty (Instance_Pool.all));
end Resolution_Proc;
function Create_Scalar_Signal (Typ : Type_Acc; Val : Ghdl_Value_Ptr)
return Ghdl_Signal_Ptr is
begin
case Typ.Kind is
when Type_Bit =>
return Grt.Signals.Ghdl_Create_Signal_B1
(Val, null, System.Null_Address);
when Type_Logic =>
return Grt.Signals.Ghdl_Create_Signal_E8
(Val, null, System.Null_Address);
when Type_Float =>
return Grt.Signals.Ghdl_Create_Signal_F64
(Val, null, System.Null_Address);
when Type_Discrete =>
if Typ.Sz = 1 then
return Grt.Signals.Ghdl_Create_Signal_E8
(Val, null, System.Null_Address);
elsif Typ.Sz = 4 then
return Grt.Signals.Ghdl_Create_Signal_I32
(Val, null, System.Null_Address);
elsif Typ.Sz = 8 then
return Grt.Signals.Ghdl_Create_Signal_I64
(Val, null, System.Null_Address);
else
raise Internal_Error;
end if;
when others =>
raise Internal_Error;
end case;
end Create_Scalar_Signal;
procedure Create_User_Signal (Idx : Signal_Index_Type)
is
E : Signal_Entry renames Signals_Table.Table (Idx);
procedure Create_Signal (Val : Memory_Ptr;
Sig_Off : Uns32;
Sig_Type: Iir;
Typ : Type_Acc;
Vec : Nbr_Sources_Array;
Already_Resolved : Boolean)
is
Sub_Resolved : Boolean := Already_Resolved;
Resolv_Func : Node;
Resolv_Instance : Resolv_Instance_Acc;
S : Ghdl_Signal_Ptr;
Arr_Type : Node;
Idx_Type : Node;
begin
if not Already_Resolved
and then Get_Kind (Sig_Type) in Iir_Kinds_Subtype_Definition
then
Resolv_Func := Get_Resolution_Indication (Sig_Type);
if Resolv_Func /= Null_Node then
Resolv_Func := Get_Named_Entity (Resolv_Func);
end if;
if Resolv_Func /= Null_Node
and then
(Vec (Sig_Off).Total > 1
or else Resolv_Func /= Vhdl.Ieee.Std_Logic_1164.Resolved)
then
Sub_Resolved := True;
Arr_Type :=
Get_Type (Get_Interface_Declaration_Chain (Resolv_Func));
Idx_Type := Vhdl.Utils.Get_Index_Type (Arr_Type, 0);
Resolv_Instance := new Resolv_Instance_Type'
(Func => Resolv_Func,
Inst => E.Inst,
Sig => Sig_Index (E.Sig, Sig_Off),
Idx_Typ => Get_Subtype_Object (E.Inst, Idx_Type),
Arr_Typ => Get_Subtype_Object (E.Inst, Arr_Type));
Grt.Signals.Ghdl_Signal_Create_Resolution
(Resolution_Proc'Access,
Resolv_Instance.all'Address,
System.Null_Address,
Ghdl_Index_Type (Typ.W));
end if;
end if;
case Typ.Kind is
when Type_Bit
| Type_Logic
| Type_Float
| Type_Discrete =>
S := Create_Scalar_Signal
(Typ, To_Ghdl_Value_Ptr (To_Address (Val)));
Write_Sig (Sig_Index (E.Sig, Sig_Off), S);
when Type_Vector
| Type_Array =>
declare
Len : constant Uns32 := Typ.Abound.Len;
El_Type : Node;
begin
if Typ.Alast then
El_Type := Get_Element_Subtype (Sig_Type);
else
El_Type := Sig_Type;
end if;
for I in 1 .. Len loop
Create_Signal (Val + Size_Type (I - 1) * Typ.Arr_El.Sz,
Sig_Off + (Len - I) * Typ.Arr_El.W,
El_Type, Typ.Arr_El,
Vec, Already_Resolved);
end loop;
end;
when Type_Record =>
declare
List : constant Iir_Flist := Get_Elements_Declaration_List
(Sig_Type);
El : Iir_Element_Declaration;
begin
for I in Typ.Rec.E'Range loop
El := Get_Nth_Element (List, Natural (I - 1));
Create_Signal
(Val + Typ.Rec.E (I).Offs.Mem_Off,
Sig_Off + Typ.Rec.E (I).Offs.Net_Off,
Get_Type (El), Typ.Rec.E (I).Typ,
Vec, Sub_Resolved);
end loop;
end;
when Type_Slice
| Type_Access
| Type_Unbounded_Vector
| Type_Unbounded_Array
| Type_Unbounded_Record
| Type_File
| Type_Protected =>
raise Internal_Error;
end case;
end Create_Signal;
Sig_Type: constant Iir := Get_Type (E.Decl);
Kind : Kind_Signal_Type;
type Iir_Kind_To_Kind_Signal_Type is
array (Iir_Signal_Kind) of Kind_Signal_Type;
Iir_Kind_To_Kind_Signal : constant Iir_Kind_To_Kind_Signal_Type :=
(Iir_Register_Kind => Kind_Signal_Register,
Iir_Bus_Kind => Kind_Signal_Bus);
begin
if Get_Guarded_Signal_Flag (E.Decl) then
Kind := Iir_Kind_To_Kind_Signal (Get_Signal_Kind (E.Decl));
else
Kind := Kind_Signal_No;
end if;
Grt.Signals.Ghdl_Signal_Set_Mode (E.Kind, Kind, True);
Create_Signal (E.Val, 0, Sig_Type, E.Typ, E.Nbr_Sources.all, False);
end Create_User_Signal;
function Alloc_Signal_Memory (Vtype : Type_Acc) return Memory_Ptr
is
function To_Memory_Ptr is new Ada.Unchecked_Conversion
(System.Address, Memory_Ptr);
M : System.Address;
begin
Areapools.Allocate (Global_Pool,
M, Sig_Size * Size_Type (Vtype.W), Sig_Size);
return To_Memory_Ptr (M);
end Alloc_Signal_Memory;
procedure Create_Signal (Idx : Signal_Index_Type)
is
E : Signal_Entry renames Signals_Table.Table (Idx);
begin
E.Sig := Alloc_Signal_Memory (E.Typ);
case E.Kind is
when Mode_Guard =>
-- Create_Guard_Signal (E.Instance, E.Sig, E.Val, E.Decl);
raise Internal_Error;
when Mode_Stable | Mode_Quiet | Mode_Transaction =>
-- Create_Implicit_Signal
-- (E.Sig, E.Val, E.Time, E.Prefix, E.Kind);
raise Internal_Error;
when Mode_Delayed =>
-- Create_Delayed_Signal (E.Sig, E.Val, E.Prefix, E.Time);
raise Internal_Error;
when Mode_Above =>
raise Internal_Error;
when Mode_Signal_User =>
Create_User_Signal (Idx);
when Mode_Conv_In | Mode_Conv_Out | Mode_End =>
raise Internal_Error;
end case;
end Create_Signal;
procedure Create_Signals is
begin
for I in Signals_Table.First .. Signals_Table.Last loop
declare
E : Signal_Entry renames Signals_Table.Table (I);
begin
pragma Assert (E.Sig = null);
if E.Collapsed_By /= No_Signal_Index then
E.Sig := Signals_Table.Table (E.Collapsed_By).Sig;
-- E.Val will be assigned in Collapse_Signals.
else
Create_Signal (I);
end if;
end;
end loop;
end Create_Signals;
procedure Add_Extra_Driver_To_Signal (Sig : Memory_Ptr;
Typ : Type_Acc;
Init : Memory_Ptr;
Off : Uns32;
Vec : Nbr_Sources_Array) is
begin
case Typ.Kind is
when Type_Logic
| Type_Bit
| Type_Discrete
| Type_Float =>
if Vec (Off).Nbr_Drivers = 0
and then Vec (Off).Nbr_Conns = 0
then
Grt.Signals.Ghdl_Signal_Add_Extra_Driver
(Read_Sig (Sig), To_Ghdl_Value ((Typ, Init)));
end if;
when Type_Vector
| Type_Array =>
declare
Len : constant Uns32 := Typ.Abound.Len;
El : constant Type_Acc := Typ.Arr_El;
begin
for I in 1 .. Len loop
Add_Extra_Driver_To_Signal
(Sig_Index (Sig, (Len - I) * El.W), El,
Init + Size_Type (I - 1) * El.Sz, Off + (Len - I), Vec);
end loop;
end;
when Type_Record =>
for I in Typ.Rec.E'Range loop
declare
E : Rec_El_Type renames Typ.Rec.E (I);
begin
Add_Extra_Driver_To_Signal
(Sig_Index (Sig, E.Offs.Net_Off), E.Typ,
Init + E.Offs.Mem_Off, Off + E.Offs.Net_Off, Vec);
end;
end loop;
when others =>
raise Internal_Error;
end case;
end Add_Extra_Driver_To_Signal;
procedure Collapse_Signals is
begin
for I in Signals_Table.First .. Signals_Table.Last loop
declare
E : Signal_Entry renames Signals_Table.Table (I);
begin
if E.Collapsed_By /= No_Signal_Index then
if Get_Mode (E.Decl) in Iir_Out_Modes then
Add_Extra_Driver_To_Signal
(E.Sig, E.Typ, E.Val, 0, E.Nbr_Sources.all);
end if;
-- The signal value is the value of the collapsed signal.
-- TODO: keep the default value ?
E.Val := Signals_Table.Table (E.Collapsed_By).Val;
end if;
end;
end loop;
end Collapse_Signals;
type Connect_Mode is (Connect_Source, Connect_Effective);
function To_Memtyp (Ep : Connect_Endpoint) return Memtyp is
begin
return (Ep.Typ,
Sig_Index (Signals_Table.Table (Ep.Base).Sig, Ep.Offs.Net_Off));
end To_Memtyp;
-- Add a driving value PORT to signal SIG, ie: PORT is a source for SIG.
-- As a side effect, this connect the signal SIG with the port PORT.
-- PORT is the formal, while SIG is the actual.
procedure Connect (Dst : Memtyp;
Src : Memtyp;
Mode : Connect_Mode) is
begin
pragma Assert (Dst.Typ.Kind = Src.Typ.Kind);
case Dst.Typ.Kind is
when Type_Vector
| Type_Array =>
declare
Len : constant Uns32 := Dst.Typ.Abound.Len;
Etyp : constant Type_Acc := Dst.Typ.Arr_El;
begin
if Len /= Src.Typ.Abound.Len then
raise Internal_Error;
end if;
for I in 1 .. Len loop
Connect ((Etyp, Sig_Index (Dst.Mem, (Len - I) * Etyp.W)),
(Src.Typ.Arr_El,
Sig_Index (Src.Mem, (Len - I) * Etyp.W)),
Mode);
end loop;
end;
return;
when Type_Record =>
for I in Dst.Typ.Rec.E'Range loop
declare
E : Rec_El_Type renames Dst.Typ.Rec.E (I);
begin
Connect ((E.Typ, Sig_Index (Dst.Mem, E.Offs.Net_Off)),
(Src.Typ.Rec.E (I).Typ,
Sig_Index (Src.Mem, E.Offs.Net_Off)),
Mode);
end;
end loop;
when Type_Logic
| Type_Bit
| Type_Discrete
| Type_Float =>
declare
S, D : Ghdl_Signal_Ptr;
begin
S := Read_Sig (Src.Mem);
D := Read_Sig (Dst.Mem);
case Mode is
when Connect_Source =>
Grt.Signals.Ghdl_Signal_Add_Source (D, S);
when Connect_Effective =>
Grt.Signals.Ghdl_Signal_Effective_Value (D, S);
end case;
end;
when others =>
raise Internal_Error;
end case;
end Connect;
function Execute_Assoc_Conversion (Inst : Synth_Instance_Acc;
Func : Node;
Val : Memtyp;
Res_Typ : Type_Acc) return Memtyp is
begin
case Get_Kind (Func) is
when Iir_Kind_Function_Call =>
declare
Res : Valtyp;
begin
Res := Exec_Resolution_Call (Inst, Get_Implementation (Func),
Create_Value_Memtyp (Val));
Res := Synth.Vhdl_Expr.Synth_Subtype_Conversion
(Inst, Res, Res_Typ, False, Func);
if Res = No_Valtyp then
Grt.Errors.Fatal_Error;
end if;
Convert_Type_Width (Res.Typ);
return Synth.Vhdl_Expr.Get_Value_Memtyp (Res);
end;
when others =>
Vhdl.Errors.Error_Kind ("execute_assoc_conversion", Func);
end case;
end Execute_Assoc_Conversion;
procedure Create_Shadow_Signal (Sig : Memory_Ptr;
Val : Memory_Ptr;
Typ : Type_Acc)
is
S : Ghdl_Signal_Ptr;
begin
case Typ.Kind is
when Type_Bit
| Type_Logic
| Type_Discrete
| Type_Float =>
S := Create_Scalar_Signal
(Typ, To_Ghdl_Value_Ptr (To_Address (Val)));
Write_Sig (Sig, S);
when Type_Vector
| Type_Array =>
declare
Len : constant Uns32 := Typ.Abound.Len;
begin
for I in 1 .. Len loop
Create_Shadow_Signal
(Sig_Index (Sig, (Len - I) * Typ.Arr_El.W),
Val + Size_Type (I - 1) * Typ.Arr_El.Sz,
Typ.Arr_El);
end loop;
end;
when Type_Record =>
for I in Typ.Rec.E'Range loop
declare
E : Rec_El_Type renames Typ.Rec.E (I);
begin
Create_Shadow_Signal (Sig_Index (Sig, E.Offs.Net_Off),
Val + E.Offs.Mem_Off,
E.Typ);
end;
end loop;
when others =>
raise Internal_Error;
end case;
end Create_Shadow_Signal;
type Convert_Mode is (Convert_In, Convert_Out);
type Convert_Instance_Type is record
Mode : Convert_Mode;
Inst : Synth_Instance_Acc;
Func : Iir;
Src_Sig : Memory_Ptr;
Src_Typ : Type_Acc;
Dst_Sig : Memory_Ptr;
Dst_Typ : Type_Acc;
end record;
type Convert_Instance_Acc is access Convert_Instance_Type;
procedure Conversion_Proc (Data : System.Address) is
Conv : Convert_Instance_Type;
pragma Import (Ada, Conv);
for Conv'Address use Data;
Val : Memtyp;
Dst : Memtyp;
Expr_Marker, Inst_Marker : Mark_Type;
begin
Areapools.Mark (Inst_Marker, Process_Pool);
Mark_Expr_Pool (Expr_Marker);
Instance_Pool := Process_Pool'Access;
Current_Process := null;
Val := Create_Memory (Conv.Src_Typ);
case Conv.Mode is
when Convert_In =>
Exec_Read_Signal (Conv.Src_Sig, Val, Read_Signal_Effective_Value);
when Convert_Out =>
Exec_Read_Signal (Conv.Src_Sig, Val, Read_Signal_Driving_Value);
end case;
Dst := Execute_Assoc_Conversion
(Conv.Inst, Conv.Func, Val, Conv.Dst_Typ);
pragma Assert (Dst.Typ.Wkind = Wkind_Sim);
case Conv.Mode is
when Convert_In =>
Exec_Write_Signal
(Conv.Dst_Sig, Dst, Write_Signal_Effective_Value);
when Convert_Out =>
Exec_Write_Signal
(Conv.Dst_Sig, Dst, Write_Signal_Driving_Value);
end case;
Release_Expr_Pool (Expr_Marker);
Areapools.Release (Inst_Marker, Process_Pool);
Instance_Pool := null;
end Conversion_Proc;
function Get_Leftest_Signal (Sig : Memory_Ptr; Typ : Type_Acc)
return Ghdl_Signal_Ptr is
begin
case Typ.Kind is
when Type_Bit
| Type_Logic
| Type_Discrete
| Type_Float =>
return Read_Sig (Sig);
when Type_Vector
| Type_Array =>
return Get_Leftest_Signal
(Sig_Index (Sig, (Typ.Abound.Len - 1) * Typ.Arr_El.W),
Typ.Arr_El);
when Type_Record =>
declare
E : Rec_El_Type renames Typ.Rec.E (1);
begin
return Get_Leftest_Signal
(Sig_Index (Sig, E.Offs.Net_Off), E.Typ);
end;
when others =>
raise Internal_Error;
end case;
end Get_Leftest_Signal;
procedure Add_Conversion (Conv : Convert_Instance_Acc)
is
Src_Left : Grt.Signals.Ghdl_Signal_Ptr;
Src_Len : Ghdl_Index_Type;
Dst_Left : Grt.Signals.Ghdl_Signal_Ptr;
Dst_Len : Ghdl_Index_Type;
begin
Src_Left := Get_Leftest_Signal (Conv.Src_Sig, Conv.Src_Typ);
Src_Len := Ghdl_Index_Type (Conv.Src_Typ.W);
Dst_Left := Get_Leftest_Signal (Conv.Dst_Sig, Conv.Dst_Typ);
Dst_Len := Ghdl_Index_Type (Conv.Dst_Typ.W);
case Conv.Mode is
when Convert_In =>
Grt.Signals.Ghdl_Signal_In_Conversion (Conversion_Proc'Address,
Conv.all'Address,
Src_Left, Src_Len,
Dst_Left, Dst_Len);
when Convert_Out =>
Grt.Signals.Ghdl_Signal_Out_Conversion (Conversion_Proc'Address,
Conv.all'Address,
Src_Left, Src_Len,
Dst_Left, Dst_Len);
end case;
end Add_Conversion;
procedure Create_Connect (C : Connect_Entry) is
begin
if C.Drive_Actual then
declare
Out_Conv : constant Node := Get_Formal_Conversion (C.Assoc);
Csig : Memory_Ptr;
Cval : Memory_Ptr;
Ctyp : Type_Acc;
Form, Form2 : Memtyp;
begin
Form := To_Memtyp (C.Formal);
if Out_Conv /= Null_Node then
-- From formal to actual.
Ctyp := C.Actual.Typ;
Csig := Alloc_Signal_Memory (Ctyp);
Cval := Alloc_Memory (Ctyp, Global_Pool'Access);
Create_Shadow_Signal (Csig, Cval, Ctyp);
Form2 := (Ctyp, Csig);
Add_Conversion
(new Convert_Instance_Type'(Mode => Convert_Out,
Inst => C.Assoc_Inst,
Func => Out_Conv,
Src_Sig => Form.Mem,
Src_Typ => Form.Typ,
Dst_Sig => Form2.Mem,
Dst_Typ => Form2.Typ));
else
Form2 := Form;
end if;
-- LRM93 12.6.2
-- A signal is said to be active [...] if one of its source
-- is active.
Connect (To_Memtyp (C.Actual), Form2, Connect_Source);
end;
end if;
if C.Drive_Formal then
declare
In_Conv : constant Node := Get_Actual_Conversion (C.Assoc);
Csig : Memory_Ptr;
Cval : Memory_Ptr;
Ctyp : Type_Acc;
Act, Act2 : Memtyp;
begin
Act := To_Memtyp (C.Actual);
if In_Conv /= Null_Node then
Ctyp := C.Formal.Typ;
Csig := Alloc_Signal_Memory (Ctyp);
Cval := Alloc_Memory (Ctyp, Global_Pool'Access);
Create_Shadow_Signal (Csig, Cval, Ctyp);
Act2 := (Ctyp, Csig);
Add_Conversion
(new Convert_Instance_Type'(Mode => Convert_In,
Inst => C.Assoc_Inst,
Func => In_Conv,
Src_Sig => Act.Mem,
Src_Typ => Act.Typ,
Dst_Sig => Act2.Mem,
Dst_Typ => Act2.Typ));
else
Act2 := Act;
end if;
Connect (To_Memtyp (C.Formal), Act2, Connect_Effective);
end;
end if;
end Create_Connect;
procedure Signal_Associate_Cst (Sig : Memory_Ptr;
Typ : Type_Acc;
Val : Memory_Ptr) is
begin
case Typ.Kind is
when Type_Bit
| Type_Logic
| Type_Discrete =>
declare
S : constant Ghdl_Signal_Ptr := Read_Sig (Sig);
V : Value_Union;
begin
case S.Mode is
when Mode_B1 =>
V.B1 := Ghdl_B1'Val (Read_U8 (Val));
S.Value_Ptr.B1 := V.B1;
S.Driving_Value.B1 := V.B1;
when Mode_E8 =>
V.E8 := Read_U8 (Val);
S.Value_Ptr.E8 := V.E8;
S.Driving_Value.E8 := V.E8;
when Mode_I32 =>
V.I32 := Read_I32 (Val);
S.Value_Ptr.I32 := V.I32;
S.Driving_Value.I32 := V.I32;
when Mode_I64 =>
V.I64 := Read_I64 (Val);
S.Value_Ptr.I64 := V.I64;
S.Driving_Value.I64 := V.I64;
when others =>
raise Internal_Error;
end case;
end;
when Type_Vector
| Type_Array =>
declare
Len : constant Uns32 := Typ.Abound.Len;
begin
for I in 1 .. Len loop
Signal_Associate_Cst
(Sig_Index (Sig, (Len - I) * Typ.Arr_El.W),
Typ.Arr_El,
Val + Size_Type (I - 1) * Typ.Arr_El.Sz);
end loop;
end;
when others =>
raise Internal_Error;
end case;
end Signal_Associate_Cst;
procedure Create_Connects is
begin
for I in Connect_Table.First .. Connect_Table.Last loop
declare
C : Connect_Entry renames Connect_Table.Table (I);
Val : Valtyp;
Marker : Mark_Type;
begin
if not C.Collapsed then
if C.Actual.Base /= No_Signal_Index then
Create_Connect (C);
elsif Get_Expr_Staticness (Get_Actual (C.Assoc)) >= Globally
then
Mark_Expr_Pool (Marker);
Val := Synth.Vhdl_Expr.Synth_Expression_With_Type
(C.Assoc_Inst, Get_Actual (C.Assoc), C.Formal.Typ);
Signal_Associate_Cst
(Sig_Index (Signals_Table.Table (C.Formal.Base).Sig,
C.Formal.Offs.Net_Off),
C.Formal.Typ,
Val.Val.Mem);
Release_Expr_Pool (Marker);
end if;
end if;
end;
end loop;
end Create_Connects;
procedure Create_Terminals
is
begin
for I in Terminal_Table.First .. Terminal_Table.Last loop
declare
T : Terminal_Entry renames Terminal_Table.Table (I);
begin
-- Allocate Ref_Val and set it to 0.
pragma Assert (T.Across_Typ.Kind = Type_Float);
T.Ref_Val := Alloc_Memory (T.Across_Typ, Global_Pool'Access);
Write_Fp64 (T.Ref_Val, 0.0);
if not Get_Reference_Terminal_Flag (T.Decl) then
-- A non-ground reference.
-- Allocate the reference quantity.
T.Ref_Idx := Scalar_Quantities_Table.Last + 1;
Scalar_Quantities_Table.Append
((Idx => Nbr_Solver_Variables,
Deriv => No_Scalar_Quantity,
Integ => No_Scalar_Quantity));
Nbr_Solver_Variables :=
Nbr_Solver_Variables + Natural (T.Across_Typ.W);
end if;
end;
end loop;
end Create_Terminals;
-- Compute solver variables, allocate memory for quantities.
procedure Create_Quantities
is
use Grt.Analog_Solver;
Num : Natural;
Idx : Integer;
Vec : F64_C_Arr_Ptr;
begin
-- Compute number of scalar quantities.
Num := Nbr_Solver_Variables;
for I in Quantity_Table.First .. Quantity_Table.Last loop
declare
Q : Quantity_Entry renames Quantity_Table.Table (I);
Def : Node;
Pfx_Info : Target_Info;
begin
case Get_Kind (Q.Decl) is
when Iir_Kind_Free_Quantity_Declaration
| Iir_Kind_Through_Quantity_Declaration =>
-- For a free or branch quantity:
-- * if it is the actual of a OUT formal, then use the
-- variable from the formal.
-- TODO: handle OUT associations.
pragma Assert (Q.Typ.Kind = Type_Float); -- TODO
Idx := Num;
Num := Num + Natural (Q.Typ.W);
Q.Idx := Scalar_Quantities_Table.Last + 1;
Scalar_Quantities_Table.Append
((Idx => Idx,
Deriv => No_Scalar_Quantity,
Integ => No_Scalar_Quantity));
Def := Get_Default_Value (Q.Decl);
if Def /= Null_Node then
-- TODO
raise Internal_Error;
end if;
Q.Val := Alloc_Memory (Q.Typ, Global_Pool'Access);
Write_Fp64 (Q.Val, 0.0);
-- TODO:
-- For through quantities, add contribution to terminals.
when Iir_Kind_Across_Quantity_Declaration =>
null;
when Iir_Kind_Dot_Attribute =>
Pfx_Info := Synth_Target (Q.Inst, Get_Prefix (Q.Decl));
pragma Assert (Pfx_Info.Kind = Target_Simple);
pragma Assert (Pfx_Info.Off = (0, 0));
pragma Assert (Pfx_Info.Targ_Type.Kind = Type_Float);
declare
Pfx : constant Scalar_Quantity_Index :=
Quantity_Table.Table (Pfx_Info.Obj.Val.Q).Idx;
Pfx_Ent : Scalar_Quantity_Record renames
Scalar_Quantities_Table.Table (Pfx);
begin
if Pfx_Ent.Deriv /= No_Scalar_Quantity then
-- There is already a 'Dot, reuse it and done.
Q.Idx := Pfx_Ent.Deriv;
else
-- Create a 'Dot.
Pfx_Ent.Deriv := Scalar_Quantities_Table.Last + 1;
Q.Idx := Pfx_Ent.Deriv;
Scalar_Quantities_Table.Append
((Idx => Num,
Deriv => No_Scalar_Quantity,
Integ => Pfx));
Num := Num + 1;
Augmentations_Set.Append
((Kind => Aug_Dot, Q => Q.Idx));
end if;
Q.Val := Alloc_Memory (Q.Typ, Global_Pool'Access);
Write_Fp64 (Q.Val, 0.0);
end;
when others =>
Vhdl.Errors.Error_Kind ("create_quantities", Q.Decl);
end case;
end;
end loop;
-- TODO: also for the reference quantity of terminals.
Nbr_Solver_Variables := Num;
if Num = 0 then
-- No AMS
return;
end if;
-- AMS simulation.
Grt.Processes.Flag_AMS := True;
--
-- For 'Dot:
-- * if the prefix is a quantity, use its corresponding prime.
-- * if the prefix is 'Dot, create an intermediate variable.
-- Initialize solver.
Grt.Analog_Solver.Init (Ghdl_I32 (Num));
-- LRM 1076.1-2007 12.6.4 Simulation cycle
-- The value of each implicit quantity of the form ... Q'Dot ... is
-- set to 0.0
Vec := Grt.Analog_Solver.Get_Init_Der_Ptr;
for I in 0 .. Num - 1 loop
Vec (I) := 0.0;
end loop;
-- Set initial values.
Vec := Grt.Analog_Solver.Get_Init_Val_Ptr;
for I in Quantity_Table.First .. Quantity_Table.Last loop
declare
Q : Quantity_Entry renames Quantity_Table.Table (I);
Idx : Integer;
begin
pragma Assert (Q.Typ.Kind = Type_Float); -- TODO
Idx := Scalar_Quantities_Table.Table (Q.Idx).Idx;
if Idx >= 0 then
Vec (Idx) := Ghdl_F64 (Read_Fp64 (Q.Val));
end if;
end;
end loop;
end Create_Quantities;
function Exec_Bit_Edge (Param : Valtyp; Res_Typ : Type_Acc; Val : Ghdl_U8)
return Memtyp
is
Sig : Ghdl_Signal_Ptr;
Res : Boolean;
begin
Sig := Read_Sig (Sig_Index (Exec_Sig_Sig (Param.Val.A_Obj),
Param.Val.A_Off.Net_Off));
Res := Sig.Event and then Sig.Value_Ptr.E8 = Val;
return Create_Memory_U8 (Boolean'Pos (Res), Res_Typ);
end Exec_Bit_Edge;
function Exec_Bit_Rising_Edge (Param : Valtyp; Res_Typ : Type_Acc)
return Memtyp is
begin
return Exec_Bit_Edge (Param, Res_Typ, 1);
end Exec_Bit_Rising_Edge;
function Exec_Bit_Falling_Edge (Param : Valtyp; Res_Typ : Type_Acc)
return Memtyp is
begin
return Exec_Bit_Edge (Param, Res_Typ, 0);
end Exec_Bit_Falling_Edge;
function Exec_Std_Edge (Param : Valtyp;
Res_Typ : Type_Acc;
Prev : Std_Ulogic;
Curr : Std_Ulogic) return Memtyp
is
Sig : Ghdl_Signal_Ptr;
Res : Boolean;
begin
Sig := Read_Sig (Sig_Index (Exec_Sig_Sig (Param.Val.A_Obj),
Param.Val.A_Off.Net_Off));
Res := Sig.Event
and then To_X01 (Std_Ulogic'Val (Sig.Value_Ptr.E8)) = Curr
and then To_X01 (Std_Ulogic'Val (Sig.Last_Value.E8)) = Prev;
return Create_Memory_U8 (Boolean'Pos (Res), Res_Typ);
end Exec_Std_Edge;
function Exec_Std_Rising_Edge (Param : Valtyp; Res_Typ : Type_Acc)
return Memtyp is
begin
return Exec_Std_Edge (Param, Res_Typ, '0', '1');
end Exec_Std_Rising_Edge;
function Exec_Std_Falling_Edge (Param : Valtyp; Res_Typ : Type_Acc)
return Memtyp is
begin
return Exec_Std_Edge (Param, Res_Typ, '1', '0');
end Exec_Std_Falling_Edge;
procedure Exec_Finish (Inst : Synth_Instance_Acc; Imp : Node)
is
use Grt.Lib;
Inter : constant Node := Get_Interface_Declaration_Chain (Imp);
Param : Valtyp;
Status : Int64;
begin
if Inter /= Null_Node then
Param := Get_Value (Inst, Inter);
Status := Read_Discrete (Param);
Ghdl_Control_Simulation (False, True, Std_Integer (Status));
else
Ghdl_Control_Simulation (False, False, 0);
end if;
end Exec_Finish;
procedure Set_Quantities_Values (Y : F64_C_Arr_Ptr; Yp: F64_C_Arr_Ptr)
is
pragma Unreferenced (Yp);
begin
for I in Quantity_Table.First .. Quantity_Table.Last loop
declare
Q : Quantity_Entry renames Quantity_Table.Table (I);
Idx : Natural;
begin
pragma Assert (Q.Typ.Kind = Type_Float);
Idx := Scalar_Quantities_Table.Table (Q.Idx).Idx;
Write_Fp64 (Q.Val, Fp64 (Y (Idx)));
end;
end loop;
end Set_Quantities_Values;
procedure Residues (T : Ghdl_F64;
Y : F64_C_Arr_Ptr;
Yp : F64_C_Arr_Ptr;
Res : F64_C_Arr_Ptr)
is
Num : Natural;
L, R : Valtyp;
Prev_Time : Ghdl_F64;
begin
Set_Quantities_Values (Y, Yp);
-- Apply time.
-- TODO: physical time too.
Prev_Time := Current_Time_AMS;
Current_Time_AMS := T;
Num := 0;
for I in Simultaneous_Table.First .. Simultaneous_Table.Last loop
declare
S : Simultaneous_Record renames Simultaneous_Table.Table (I);
begin
case Get_Kind (S.Stmt) is
when Iir_Kind_Simple_Simultaneous_Statement =>
L := Synth.Vhdl_Expr.Synth_Expression
(S.Inst, Get_Simultaneous_Left (S.Stmt));
R := Synth.Vhdl_Expr.Synth_Expression
(S.Inst, Get_Simultaneous_Right (S.Stmt));
pragma Assert (R.Typ.Kind = Type_Float);
pragma Assert (L.Typ.Kind = Type_Float);
Res (Num) := Ghdl_F64
(Read_Fp64 (L.Val.Mem) - Read_Fp64 (R.Val.Mem));
Num := Num + 1;
when others =>
Vhdl.Errors.Error_Kind ("residues", S.Stmt);
end case;
end;
end loop;
for I in Augmentations_Set.First .. Augmentations_Set.Last loop
declare
A : Augmentation_Entry renames Augmentations_Set.Table (I);
begin
case A.Kind is
when Aug_Dot =>
declare
Q : Scalar_Quantity_Record renames
Scalar_Quantities_Table.Table (A.Q);
pragma Assert (Q.Integ /= No_Scalar_Quantity);
Qi : Scalar_Quantity_Record renames
Scalar_Quantities_Table.Table (Q.Integ);
begin
Res (Num) := Y (Q.Idx) - Yp (Qi.Idx);
Num := Num + 1;
end;
when others =>
raise Internal_Error;
end case;
end;
end loop;
pragma Assert (Nbr_Solver_Variables = Num);
if Trace_Residues then
declare
use Simple_IO;
use Utils_IO;
begin
Put ("Residues at ");
Put_Fp64 (Fp64 (Current_Time_AMS));
New_Line;
for I in 0 .. Num -1 loop
Put ("Y");
Put_Uns32 (Uns32 (I));
Put ("=");
Put_Fp64 (Fp64 (Y (I)));
Put (", Yp(");
Put_Uns32 (Uns32 (I));
Put (")=");
Put_Fp64 (Fp64 (Yp (I)));
Put (", R(");
Put_Uns32 (Uns32 (I));
Put (")=");
Put_Fp64 (Fp64 (Res (I)));
New_Line;
end loop;
end;
end if;
Current_Time_AMS := Prev_Time;
end Residues;
procedure Runtime_Elaborate is
begin
-- if Disp_Stats then
-- Disp_Design_Stats;
-- end if;
-- There is no inputs.
-- All the simulation is done via time, so it must be displayed.
Disp_Time_Before_Values := True;
pragma Assert (Is_Expr_Pool_Empty);
Create_Signals;
pragma Assert (Is_Expr_Pool_Empty);
Create_Connects;
-- Create_Disconnections;
pragma Assert (Is_Expr_Pool_Empty);
Create_Processes;
pragma Assert (Is_Expr_Pool_Empty);
Create_Terminals;
Create_Quantities;
pragma Assert (Is_Expr_Pool_Empty);
Collapse_Signals;
pragma Assert (Is_Expr_Pool_Empty);
-- Allow Synth_Expression to handle signals.
-- This is done after elaboration as signals are available only after
-- elaboration.
Synth.Vhdl_Expr.Hook_Signal_Expr := Hook_Signal_Expr'Access;
Synth.Vhdl_Expr.Hook_Event_Attribute := Exec_Event_Attribute'Access;
Synth.Vhdl_Expr.Hook_Active_Attribute := Exec_Active_Attribute'Access;
Synth.Vhdl_Oper.Hook_Bit_Rising_Edge := Exec_Bit_Rising_Edge'Access;
Synth.Vhdl_Oper.Hook_Bit_Falling_Edge := Exec_Bit_Falling_Edge'Access;
Synth.Vhdl_Oper.Hook_Std_Rising_Edge := Exec_Std_Rising_Edge'Access;
Synth.Vhdl_Oper.Hook_Std_Falling_Edge := Exec_Std_Falling_Edge'Access;
Synth.Vhdl_Expr.Hook_Quantity_Expr := Hook_Quantity_Expr'Access;
Synth.Vhdl_Expr.Hook_Dot_Attribute := Exec_Dot_Attribute'Access;
Synth.Vhdl_Static_Proc.Hook_Finish := Exec_Finish'Access;
-- if Flag_Interractive then
-- Debug (Reason_Elab);
-- end if;
end Runtime_Elaborate;
procedure Ghdl_Elaborate;
pragma Export (C, Ghdl_Elaborate, "__ghdl_ELABORATE");
procedure Ghdl_Elaborate is
begin
Runtime_Elaborate;
end Ghdl_Elaborate;
Ghdl_Progname : constant String := "ghdl" & ASCII.Nul;
procedure Simulation
is
Ok : C_Boolean;
Status : Integer;
begin
Break_Time := Std_Time'Last;
Grt.Options.Progname := To_Ghdl_C_String (Ghdl_Progname'Address);
Grt.Errors.Set_Error_Stream (Grt.Stdio.stdout);
Elab.Debugger.Error_Hook := Grt.Errors.Fatal_Error'Access;
pragma Assert (Areapools.Is_Empty (Expr_Pool));
if Flag_Debug_Elab then
Elab.Debugger.Debug_Elab (Vhdl_Elab.Top_Instance);
end if;
Ok := Grt.Main.Run_Elab;
if not Ok then
return;
end if;
pragma Assert (Areapools.Is_Empty (Expr_Pool));
pragma Assert (Areapools.Is_Empty (Process_Pool));
Synth.Flags.Severity_Level := Grt.Options.Severity_Level;
Synth.Flags.Flag_Simulation := True;
if Flag_Interractive then
Elab.Debugger.Debug_Elab (Vhdl_Elab.Top_Instance);
end if;
Status := Grt.Main.Run_Through_Longjump
(Grt.Processes.Simulation_Init'Access);
if Status = 0 then
if Grt.Processes.Flag_AMS then
Grt.Analog_Solver.Start;
end if;
Grt.Errors.Set_Error_Stream (Grt.Stdio.stdout);
Assertion_Report_Handler := Assertion_Report_Msg'Access;
pragma Assert (Areapools.Is_Empty (Expr_Pool));
pragma Assert (Areapools.Is_Empty (Process_Pool));
loop
if Break_Time < Grt.Processes.Next_Time then
Grt.Processes.Next_Time := Break_Time;
end if;
Status := Grt.Main.Run_Through_Longjump
(Grt.Processes.Simulation_Cycle'Access);
exit when Status < 0
or Status = Grt.Errors.Run_Stop
or Status = Grt.Errors.Run_Finished;
if Current_Time >= Break_Time
and then Break_Time /= Std_Time'Last
then
-- No not break anymore on time,
Break_Time := Std_Time'Last;
Elab.Debugger.Debug_Time;
end if;
exit when Grt.Processes.Has_Simulation_Timeout;
end loop;
end if;
Grt.Main.Run_Finish (Status);
exception
-- when Debugger_Quit =>
-- null;
when Simulation_Finished =>
null;
end Simulation;
end Simul.Vhdl_Simul;
|