| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | testsuite/synth: rename arr02 to mem01 | Tristan Gingold | 2019-09-11 | 1 | -24/+0 |
| * | synth: add a test for a ram. | Tristan Gingold | 2019-07-30 | 1 | -0/+24 |
 |
index : iCE40/ghdl | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |