iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	vhdl: recognize std_logic_signed package (from synopsys).	Tristan Gingold	2019-10-11	7	-18/+69
\|
*	vhdl: recognize minus from std_logic_unsigned	Tristan Gingold	2019-10-11	3	-1/+17
\|
*	vhdl: do not try to recognize mentor version of std_logic_arith.	Tristan Gingold	2019-10-10	1	-0/+7
\|
*	synth: remove synth-types	Tristan Gingold	2019-10-10	4	-91/+13
\|
*	netlists: add internings child package.	Tristan Gingold	2019-10-10	3	-14/+61
\|
*	ghdlsynth: add --out=none to not display the result.	Tristan Gingold	2019-10-10	1	-1/+6
\|
*	netlists-disp_vhdl: fix pasto on id_asr.	Tristan Gingold	2019-10-10	1	-5/+5
\|
*	vhdl: improve error message for redefinition of library	Tristan Gingold	2019-10-10	1	-1/+1
\|
*	synth: handle constants for enum equality.	Tristan Gingold	2019-10-10	1	-1/+5
\|
*	netlists: give a name to the free module.	Tristan Gingold	2019-10-10	1	-2/+4
\| \| \| \|	In order to avoid crashes in dumps.
*	synth: rewrite cleanup pass.	Tristan Gingold	2019-10-10	7	-68/+188
\|
*	synth-decls: ignore use clauses.	Tristan Gingold	2019-10-10	1	-0/+2
\|
*	synth-opeer: extend synth_uresize	Tristan Gingold	2019-10-10	1	-1/+1
\|
*	synth-oper: handle more operators.	Tristan Gingold	2019-10-10	1	-3/+6
\|
*	vhdl: recognize conv_unsigned from ieee.std_logic_arith.	Tristan Gingold	2019-10-10	6	-4/+206
\|
*	synth: set name on generate statements.	Tristan Gingold	2019-10-09	2	-6/+16
\|
*	synth: set location on instances.	Tristan Gingold	2019-10-09	1	-0/+1
\|
*	synth: use synth.source for setting location.	Tristan Gingold	2019-10-09	8	-17/+34
\|
*	netlists-disp_vhdl: handle const_SB32	Tristan Gingold	2019-10-09	1	-1/+2
\|
*	synth-environment: fix a thinko.	Tristan Gingold	2019-10-09	1	-1/+2
\|
*	synth: improve support of procedure calls.	Tristan Gingold	2019-10-08	1	-20/+25
\|
*	synth: handle read-only aliases. Fix #973	Tristan Gingold	2019-10-08	1	-1/+9
\|
*	synth-context: fix encoding of discrete in aggregate	Tristan Gingold	2019-10-08	1	-1/+1
\|
*	synth-disp_vhdl: fix incorrect code for record of width	Tristan Gingold	2019-10-08	1	-1/+3
\|
*	synth: fix mul sgn sgn width.	Tristan Gingold	2019-10-08	2	-8/+9
\|
*	synth: fix incorrect order for concat.	Tristan Gingold	2019-10-08	2	-3/+6
\|
*	synth-disp_vhdl: handle array/record of 1 element.	Tristan Gingold	2019-10-08	1	-3/+11
\|
*	synth: handle subprograms in package body.	Tristan Gingold	2019-10-08	1	-0/+5
\|
*	synth: infere_ff: handle pre-enable. Fix #964	Tristan Gingold	2019-10-08	1	-23/+63
\|
*	synth: handle case statement on bit vectors.	Tristan Gingold	2019-10-07	1	-0/+23
\|
*	synth: handle package bodies.	Tristan Gingold	2019-10-07	7	-9/+70
\|
*	synth-oper: handle to_bitvector, simplify.	Tristan Gingold	2019-10-07	1	-9/+18
\|
*	vhdl: recognize to_bitvector.	Tristan Gingold	2019-10-07	4	-84/+79
\|
*	ghdlsynth: setup error messages for netlists.	Tristan Gingold	2019-10-07	1	-0/+2
\|
*	synth-disp_vhdl: handle enum of width 1 for	Tristan Gingold	2019-10-07	1	-2/+6
\|
*	synth-oper: add support for more functions.	Tristan Gingold	2019-10-07	1	-1/+51
\|
*	synth: preliminary support for user packages.	Tristan Gingold	2019-10-07	4	-84/+85
\|
*	synth: allow unconnected port.	Tristan Gingold	2019-10-07	1	-5/+7
\|
*	ghdlsynth: add --out=dump	Tristan Gingold	2019-10-07	1	-1/+7
\|
*	synth: add support for concurrent procedure calls. Fix #969	Tristan Gingold	2019-10-07	2	-4/+9
\|
*	synth: propagate assignments out of subprograms. Fix #960	Tristan Gingold	2019-10-06	3	-2/+43
\|
*	netlists-dump: improve output for --out=raw	Tristan Gingold	2019-10-06	1	-4/+5
\|
*	synth: revert patch on synth_subprogram_association.	Tristan Gingold	2019-10-06	3	-8/+4
\|
*	synth: handle subtypes in components. Fix #970	Tristan Gingold	2019-10-06	4	-20/+61
\|
*	ghdlsynth: fix crash when using libghdl.	Tristan Gingold	2019-10-06	3	-3/+5
\|
*	synth: fix crash for port subtype in component.	Tristan Gingold	2019-10-06	1	-1/+1
\|
*	synth: handle /= with non-matching length. For #968	Tristan Gingold	2019-10-06	1	-6/+10
\|
*	netlists: remove get_parent for instance.	Tristan Gingold	2019-10-06	1	-2/+0
\|
*	netlists: remove get_parent renaming for input.	Tristan Gingold	2019-10-06	5	-6/+5
\|
*	netlists: remove renaming of Get_Parent for Net.	Tristan Gingold	2019-10-06	12	-33/+34
\|