aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* netlists-inference: remove useless code.Tristan Gingold2020-02-161-10/+0
* synthesis: rework memory inference.Tristan Gingold2020-02-163-32/+101
* synth: handle component with ports in different order.Tristan Gingold2020-02-133-45/+46
* vhdl-parse: improve recovery for incorrect end identifier.Tristan Gingold2020-02-131-8/+27
* files_maps-editor: fix incorrect assertion.Tristan Gingold2020-02-131-1/+1
* vhdl-sem_expr: avoid a crash on incorrect qualified expr.Tristan Gingold2020-02-131-0/+6
* synth-static_oper: handle more division operands. Fix #1134Tristan Gingold2020-02-121-1/+2
* synth: handle null vector for vec-vec concat. Fix #1133Tristan Gingold2020-02-112-6/+12
* synth-oper: handle add for (natural, unsigned). Fix #1132Tristan Gingold2020-02-111-0/+15
* netlists-memories: handle split memories. Fix #1127Tristan Gingold2020-02-111-8/+18
* translate: refine condition. Fix #1125Tristan Gingold2020-02-111-1/+1
* synth-static_oper: handle xor.Tristan Gingold2020-02-101-0/+11
* synth-expr: implement value and val attributes. Fix #1130Tristan Gingold2020-02-101-1/+39
* grt: split grt-errors, disp current process.Tristan Gingold2020-02-1018-104/+183
* synth: remove remaining clock edge gates after memories.Tristan Gingold2020-02-102-0/+26
* netlists-memories: cleanup.Tristan Gingold2020-02-101-319/+1
* synth: rework (again) memory inference.Tristan Gingold2020-02-108-80/+312
* synth-inference: minor refactoring.Tristan Gingold2020-02-061-24/+7
* synth-decls: set a default value to non-assigned signals. Fix #1107Tristan Gingold2020-02-051-1/+3
* netlists-disp_vhdl: handle 1-bit const_x. For #1107Tristan Gingold2020-02-051-3/+9
* vhdl-sem_names: improve error location.Tristan Gingold2020-02-041-1/+1
* vhdl-sem: improve error location for unknown entity.Tristan Gingold2020-02-041-1/+1
* files_map: extract debug_source_file.Tristan Gingold2020-02-041-40/+43
* files_map-editor: fix file_length when moving gap at end.Tristan Gingold2020-02-041-1/+4
* files_map-editor: add more checks.Tristan Gingold2020-02-041-0/+9
* vhdl-sem_expr: avoid a crash on invalid attribute name.Tristan Gingold2020-02-041-1/+1
* vhdl-scanner: improve error message for empty quote.Tristan Gingold2020-02-041-0/+6
* testsuite/gna: add a test for previous commit.Tristan Gingold2020-02-041-0/+4
* vhdl-sem_utils: handle non-object interface forTristan Gingold2020-02-041-4/+6
* vhdl-sem_expr: avoid a crash on invalid input.Tristan Gingold2020-02-041-0/+5
* configuration: allow hex-string for generic override. Fix #1117Tristan Gingold2020-02-021-17/+86
* trans-chap8: handle vector in aggregate target for variable assignments.Tristan Gingold2020-02-021-23/+47
* vhdl-sem_assocs: check conversion functions have only one parameter.Tristan Gingold2020-02-021-0/+8
* vhdl-sem_assocs: check that interface of function conv is a constant.Tristan Gingold2020-02-011-1/+14
* vhdl-sem_assocs: minor rework.Tristan Gingold2020-02-011-32/+32
* ghdllocal: remove unused use clause.Tristan Gingold2020-02-011-1/+0
* ghdllocal: add command --elab-orderTristan Gingold2020-02-012-1/+72
* synth-inference: use the mux output to detect end of walk. Fix #1122Tristan Gingold2020-02-011-1/+8
* synth-oper: handle std_match for slv. Close #1121Tristan Gingold2020-01-311-1/+2
* trans-chap8: optimize assignment for non-overlapping targets.Tristan Gingold2020-01-311-11/+108
* netlists-expands: also handle ror.Tristan Gingold2020-01-301-7/+24
* synth: handle some rotation and shifts. Fix #1077Tristan Gingold2020-01-307-1/+203
* ghdlcomp: renaming; allow files in any order for --synth.Tristan Gingold2020-01-304-9/+15
* translate: add Convert_Array_Base. For #1038Tristan Gingold2020-01-273-8/+29
* netlists-disp_vhdl: minor rework.Tristan Gingold2020-01-261-2/+2
* synth: convert subtype on return. Fix #1116Tristan Gingold2020-01-261-1/+1
* synth: avoid crash on incorrect slice direction. For #1116Tristan Gingold2020-01-262-1/+10
* synth: handle function call in names. Fix #1114Tristan Gingold2020-01-251-0/+6
* synth: improve support of 0-width nets and gates. Fix #1113Tristan Gingold2020-01-254-19/+30
* synth: handle matching comparisons. Fix #1109Tristan Gingold2020-01-243-98/+356
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 00:23:30 +0000