aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* vhdl-sem_lib: disable warnings for -c/-m on ieee units. For #2200Tristan Gingold2023-01-061-2/+20
|
* grt-images.adb: handle very long strings. Fix #2299Tristan Gingold2023-01-061-1/+1
|
* synth: use same error message for null access as simulationTristan Gingold2023-01-062-2/+2
|
* trans-chap3: fix style for old compilersTristan Gingold2023-01-051-0/+1
|
* simul: do not link with fst or vpi c filesTristan Gingold2023-01-051-5/+6
|
* elab-vhdl_debug: makes work and std visibleTristan Gingold2023-01-051-4/+17
|
* synth: handle generic mapped packagesTristan Gingold2023-01-052-2/+10
|
* elab-debugger: fix crash on backtrace in concurrent statementTristan Gingold2023-01-051-2/+4
|
* grt: add modules in ghdl_main instead of grt-mainTristan Gingold2023-01-054-7/+9
|
* synth-vhdl_decls: manually elaborate protected type bodyTristan Gingold2023-01-042-6/+27
|
* vhdl-sem_expr: extract is_expressionTristan Gingold2023-01-042-18/+30
|
* vhdl-errors(disp_node): fix a crash on protected type bodyTristan Gingold2023-01-041-1/+2
|
* synth: detect null access dereference, fix offset.Tristan Gingold2023-01-042-4/+19
|
* elab-vhdl_debug: avoid a crash on error in printTristan Gingold2023-01-041-5/+9
|
* elab-vhdl_debug: handle protected type body, nested packagesTristan Gingold2023-01-041-5/+11
|
* elab-vhdl_debug: add pheap command, improve access displayTristan Gingold2023-01-041-1/+32
|
* elab-debugger: improve backtrace, source displayTristan Gingold2023-01-041-6/+19
|
* synth-ieee-numeric_std: avoid a crash on mul with meta-valuesTristan Gingold2023-01-041-19/+29
|
* vhdl-sem_inst: handle suspend_stateTristan Gingold2023-01-046-186/+293
|
* ghdlsimul: do late semantic checksTristan Gingold2023-01-041-1/+19
|
* synth: check length of selector in case statementTristan Gingold2023-01-041-0/+4
|
* synth: fix handling of target aggregate in conditional variable assignmentTristan Gingold2023-01-041-3/+4
|
* simul: handle force/release signal assignmentsTristan Gingold2023-01-036-18/+221
|
* synth: handle more 2008 aggregatesTristan Gingold2023-01-033-11/+43
|
* synth-vhdl_aggr: minor renamingTristan Gingold2023-01-031-8/+9
|
* synth: introduce type_array_unboundedTristan Gingold2023-01-0313-48/+143
|
* synth: fix handling of record subtypes for objectsTristan Gingold2023-01-031-0/+1
|
* synth: adjust exec_name_subtype for function callsTristan Gingold2023-01-031-0/+7
|
* simul: skip psl default clock in declarationsTristan Gingold2023-01-031-0/+1
|
* synth: add support of interface subprogramTristan Gingold2023-01-033-31/+33
|
* synth: improve support of vhdl-08 arraysTristan Gingold2023-01-023-13/+40
|
* synth: fix to_string for characterTristan Gingold2023-01-022-1/+12
|
* synth: add support for nested packagesTristan Gingold2023-01-023-19/+87
|
* synth: elaborate case generate statementsTristan Gingold2023-01-016-18/+74
|
* simul: handle nested packagesTristan Gingold2023-01-013-1/+19
|
* trans-chap7: handle unbounded expressions in aggregates.Tristan Gingold2022-12-311-24/+39
| | | | Fix #2288
* elab-vhdl_expr: fix a crash on simple aggregateTristan Gingold2022-12-311-8/+2
|
* synth: handle string literals in debugTristan Gingold2022-12-311-1/+2
|
* synth: add statement in context, adjust path/instance name attributesTristan Gingold2022-12-3110-43/+92
|
* grt-files_operations: allow last line without EOLTristan Gingold2022-12-311-1/+4
|
* synth: check bounds for pos and val attributesTristan Gingold2022-12-261-3/+10
|
* synth: improve support of value attributeTristan Gingold2022-12-263-6/+40
|
* simul: handle driving and driving_value attributesTristan Gingold2022-12-265-8/+66
|
* synth: handle instance_name attributeTristan Gingold2022-12-265-9/+115
|
* synth: add support for numeric_std_unsigned add, sub, fix #2286tmeissner2022-12-261-2/+8
|
* synth: add support for to_x01z. Fix #2285Tristan Gingold2022-12-261-1/+3
|
* simul: handle transaction attributeTristan Gingold2022-12-262-3/+13
|
* simul: allow unassigned top genericsTristan Gingold2022-12-262-3/+9
|
* simul: handle aggregate is guarded signal assignment targetTristan Gingold2022-12-261-7/+29
|
* vhdl-canon: handle unaffectedTristan Gingold2022-12-262-0/+6
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-26 16:39:17 +0000