index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
Commit message (
Expand
)
Author
Age
Files
Lines
*
synth: renaming of Assign to Seq_Assign.
Tristan Gingold
2019-07-17
6
-79
/
+82
*
synth: add comments.
Tristan Gingold
2019-07-17
2
-0
/
+2
*
vhdl: add a comment.
Tristan Gingold
2019-07-16
1
-0
/
+3
*
synth: add > and >= operators (#870)
Pepijn de Vos
2019-07-16
6
-25
/
+118
*
vhdl: avoid a crash on no matching operator error.
Tristan Gingold
2019-07-15
1
-1
/
+7
*
vhdl-sem_names: avoid a crash on parenthesis of
Tristan Gingold
2019-07-15
1
-2
/
+2
*
find_top_entity: avoid crash on missing entity, handle
Tristan Gingold
2019-07-15
2
-13
/
+27
*
synth: handle instantiation within generate statement.
Tristan Gingold
2019-07-15
1
-0
/
+2
*
ghdlsynth: quit early in case of error.
Tristan Gingold
2019-07-15
1
-1
/
+10
*
synth: handle choices by range in aggregates.
Tristan Gingold
2019-07-15
3
-12
/
+33
*
synth: handle anonymous subtypes in array subtypes.
Tristan Gingold
2019-07-15
1
-4
/
+10
*
synth: add comments.
Tristan Gingold
2019-07-15
1
-6
/
+10
*
synth: remove extra elaboration of port types.
Tristan Gingold
2019-07-15
1
-18
/
+2
*
synth: apply block configuration to for-generate statements.
Tristan Gingold
2019-07-15
1
-2
/
+15
*
synth: use correct instance to synth default expressions of assocs.
Tristan Gingold
2019-07-15
1
-10
/
+13
*
synth: save and restore instance_pool for processes.
Tristan Gingold
2019-07-15
1
-2
/
+4
*
synth: improve support of components (anon subtypes).
Tristan Gingold
2019-07-14
1
-0
/
+15
*
ghdlsynth: check top entity can be a top entity.
Tristan Gingold
2019-07-14
5
-23
/
+41
*
vhdl: refactoring: remove configure function with string access.
Tristan Gingold
2019-07-14
8
-105
/
+95
*
vhdl: set location on reference to the anonymous signal declaration.
Tristan Gingold
2019-07-14
1
-0
/
+1
*
ghdlsynth: automatically find top entity if not specified.
Tristan Gingold
2019-07-14
1
-8
/
+33
*
vhdl: fixes in find_top_entity (handle for-generate, remove early return)
Tristan Gingold
2019-07-14
2
-5
/
+27
*
synth: handle anonymous signals.
Tristan Gingold
2019-07-14
1
-0
/
+3
*
synth: handle black boxes.
Tristan Gingold
2019-07-13
3
-47
/
+108
*
synth: handle simple component instances.
Tristan Gingold
2019-07-13
1
-36
/
+256
*
vhdl: cleanup in clear_instantiation_configuration.
Tristan Gingold
2019-07-13
4
-70
/
+23
*
simul-elaboration: rewrite assertion.
Tristan Gingold
2019-07-13
1
-3
/
+3
*
vhdl-configuration: improve error message.
Tristan Gingold
2019-07-11
1
-1
/
+1
*
vhdl: minor reformating.
Tristan Gingold
2019-07-11
2
-8
/
+5
*
synth: set flag_elaborate.
Tristan Gingold
2019-07-11
2
-1
/
+3
*
vhdl-sem_lib: save and restore nbr_errors in
Tristan Gingold
2019-07-11
1
-0
/
+10
*
libghdl: import Free_Dependence_List.
Tristan Gingold
2019-07-11
2
-0
/
+4
*
vhdl-nodes: add comments
Tristan Gingold
2019-07-11
1
-0
/
+16
*
synth_top_entity: pass config + minor cleanup.
Tristan Gingold
2019-07-11
3
-13
/
+7
*
synth-insts: minor cleanup.
Tristan Gingold
2019-07-11
1
-7
/
+0
*
synth: do not crash on use of std_logic_1164 2008.
Tristan Gingold
2019-07-10
2
-12
/
+10
*
synth: add synth_top_entity.
Tristan Gingold
2019-07-10
3
-221
/
+96
*
synth: add Id_Port gate to improve display.
Tristan Gingold
2019-07-10
5
-29
/
+73
*
synth: display instances in reverse order.
Tristan Gingold
2019-07-10
2
-10
/
+41
*
synth: handle instantiation (WIP)
Tristan Gingold
2019-07-10
11
-48
/
+587
*
vhdl: improve an error message.
Tristan Gingold
2019-07-10
1
-1
/
+1
*
vhdl-sem_lib: Load_Parse_Design_Unit: ignore checksum if
Tristan Gingold
2019-07-09
1
-3
/
+6
*
vhdl-sem_lib: free_dependencies: only free entity aspect.
Tristan Gingold
2019-07-09
1
-3
/
+19
*
libghdl: automatically set the prefix from shared library
Tristan Gingold
2019-07-09
3
-1
/
+9
*
ghdllocal: correctly disp GHDL_PREFIX in --disp-config.
Tristan Gingold
2019-07-09
3
-8
/
+8
*
vhdl: report an error in case of missing binding indication in config spec.
Tristan Gingold
2019-07-09
1
-11
/
+21
*
synthesis: add Node instead of Iir.
Tristan Gingold
2019-07-08
1
-10
/
+10
*
vhdl simul-elaboration: minor rewrite.
Tristan Gingold
2019-07-08
1
-3
/
+1
*
synth-environement: add comments.
Tristan Gingold
2019-07-08
2
-3
/
+5
*
synth: handle simple user function calls.
Tristan Gingold
2019-07-06
6
-18
/
+89
[next]