aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* synth-vhdl_eval: handle rotationsTristan Gingold2022-06-043-1/+55
* elab-vhdl_types: handle array attributes on function callTristan Gingold2022-06-042-0/+9
* synth-vhdl_eval: handle more operations, fix resize corner caseTristan Gingold2022-06-032-24/+74
* synth-vhdl_eval: handle more operationsTristan Gingold2022-06-033-4/+384
* elab-debugger: remove duplicate flagTristan Gingold2022-06-035-10/+11
* areapools: avoid a crash on release with empty blockTristan Gingold2022-06-031-0/+1
* synth: handle file flush procedureTristan Gingold2022-06-013-0/+18
* vhdl-ieee-std_logic_1164: recognize to_hstring, to_ostringTristan Gingold2022-06-012-0/+7
* vhdl-utils(is_copyback_parameter): avoid a crash on file parameterTristan Gingold2022-06-011-6/+2
* vhdl: improve use of interface types. For #2070Tristan Gingold2022-06-012-0/+6
* vhdl-scanner: adjust assertion. For #2070Tristan Gingold2022-06-011-1/+1
* vhdl-parse: do not allow nested context declaration. For #2070Tristan Gingold2022-06-011-1/+5
* vhdl-parse: avoid a crash on too large numbers. For #2070Tristan Gingold2022-06-012-2/+15
* vhdl: avoid crash after an error. For #2070Tristan Gingold2022-06-013-3/+10
* vhdl-evaluation.adb: avoid a crash on overflow. For #2070Tristan Gingold2022-06-011-11/+12
* vhdl-errors.adb: use normal message subprogram. For #2070Tristan Gingold2022-06-011-9/+1
* synth-vhdl_eval: complete vector reduce operationsTristan Gingold2022-05-311-7/+21
* synth-vhdl_eval: handle shift and rotationsTristan Gingold2022-05-311-6/+29
* synth-vhdl_eval: handle vector match, numeric_bit.to_unsignedTristan Gingold2022-05-312-7/+73
* vhdl: recognize numeric_bit.to_unsignedTristan Gingold2022-05-314-5/+57
* synth-vhdl_stmts: do not convert out variable on callTristan Gingold2022-05-311-3/+8
* synth-vhdl_stmts: export Synth_Subprogram_Back_AssociationTristan Gingold2022-05-312-7/+15
* synth-vhdl_static_proc: handle write_realTristan Gingold2022-05-311-0/+32
* synth-vhdl_eval: handle more operations (to_string, match)Tristan Gingold2022-05-312-23/+229
* synth-vhdl_eval: handle more operatorsTristan Gingold2022-05-303-26/+402
* synth-vhdl_static_proc: add hook for std.env.finishTristan Gingold2022-05-302-0/+12
* synth-vhdl_oper: add hooks for bit edgeTristan Gingold2022-05-302-0/+15
* vhdl-nodes: move maximum/minimum out of predefined operator rangeTristan Gingold2022-05-303-64/+67
* elab-vhdl_objtypes: bit and logic types also have a rangeTristan Gingold2022-05-302-6/+13
* synth-vhdl_eval: handle more operationsTristan Gingold2022-05-295-23/+219
* synth-vhdl_eval: handle resolution_limitTristan Gingold2022-05-291-0/+3
* vhdl: recognize subprograms from std.envTristan Gingold2022-05-294-0/+98
* std_names: add names from std.envTristan Gingold2022-05-292-4/+13
* elab-debugger: export more subprogramsTristan Gingold2022-05-291-0/+6
* ghdlsimul: use assertion level from command lineTristan Gingold2022-05-291-0/+2
* synth-vhdl_stmts: export two procedures, adjust assertion messageTristan Gingold2022-05-292-5/+10
* synth-vhdl_oper: add hook for falling edge, handle aliases.Tristan Gingold2022-05-293-3/+13
* synth-vhdl_eval: handle more operationsTristan Gingold2022-05-291-0/+30
* elab-vhdl_objtypes: add unshare with areapoolTristan Gingold2022-05-292-0/+13
* synth: handle suspend state declaration and statementTristan Gingold2022-05-272-0/+16
* ghdlsimul: initial stop is after elaborationTristan Gingold2022-05-271-8/+1
* elab-debugger: add Debug_TimeTristan Gingold2022-05-272-1/+16
* elab-vhdl_debug: handle records in disp_memtyp.Tristan Gingold2022-05-272-4/+32
* elab-vhdl_objtypes: add Create_Memory_U32 (for states)Tristan Gingold2022-05-272-3/+19
* utils_io: add put_addr (to display addresses)Tristan Gingold2022-05-272-0/+24
* vhdl-canon: add Canon_Add_Suspend_StateTristan Gingold2022-05-2611-197/+508
* synth: move procedure call copyback values in contextTristan Gingold2022-05-253-79/+82
* vhdl-annotations: annotate procedure call associationsTristan Gingold2022-05-251-14/+47
* vhdl: move Is_Copyback_Parameter to vhdl-utilsTristan Gingold2022-05-253-12/+16
* synth: add value_dyn_alias in elab-vhdl_valuesTristan Gingold2022-05-258-72/+203