aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl
Commit message (Expand)AuthorAgeFilesLines
* Rename Get_Location_Str to Image.Tristan Gingold2015-05-097-43/+23
* Report incorrect use of 'Base.Tristan Gingold2015-05-092-2/+7
* Avoid crash if name of subprogram also denotes a non-subprogram declaration.Tristan Gingold2015-05-091-0/+1
* Fix entity instantiation with extended identifier.Tristan Gingold2015-03-313-4/+20
* ortho_llvm: handle debug info for incomplete access type.Tristan Gingold2015-03-151-7/+8
* Disable overflow checks in Eval_Discrete_Range_Length.Tristan Gingold2015-03-141-0/+2
* procedure call: avoid crash with individual associations and signals.Tristan Gingold2015-03-141-20/+25
* Elaborate generics in two steps. Fix -c/-e for llvm builds.Tristan Gingold2015-03-016-39/+36
* grt: fix protected object lock during elaboration.Tristan Gingold2015-01-301-1/+1
* iirs.ads: fix indentation and adjust pnodes.pyTristan Gingold2015-01-241-249/+249
* Move Makefile from xtools to vhdl.Tristan Gingold2015-01-241-0/+47
* simulation: use invalid_instance_slot instead of 0.Tristan Gingold2015-01-242-4/+4
* Fix typos in grt and translation.adb for vhdl2008 (gcc).Tristan Gingold2015-01-241-1/+1
* Simulation: renaming.Tristan Gingold2015-01-236-133/+118
* simulation: rework scope_level.Tristan Gingold2015-01-236-123/+157
* Style fix.Tristan Gingold2015-01-231-5/+2
* Use 64 bits for universal integer type.Tristan Gingold2015-01-221-5/+5
* Detect and report UTF BOM at beginning of source files.Tristan Gingold2015-01-212-6/+48
* Translate: fix thinko for implicit conversion after conversion in assoc.Tristan Gingold2015-01-212-29/+32
* sem_names: extract Free_Old_Entity_Name (from Finish_Sem_Name). Add comments.Tristan Gingold2015-01-202-10/+23
* Minor rework of overflow in physical units: defer until execution.Tristan Gingold2015-01-204-84/+39
* Style fixes.Tristan Gingold2015-01-181-1/+2
* simulation: adjust for vhdl08 configurations.Tristan Gingold2015-01-181-39/+38
* execution: fix v87 concat with element.Tristan Gingold2015-01-182-23/+27
* simulation: handle v87 concatenation.Tristan Gingold2015-01-171-41/+74
* debugger: add list command.Tristan Gingold2015-01-172-19/+126
* ghdlsimul: adjust after use of name for block_specification.Tristan Gingold2015-01-171-1/+2
* Fix build of ghdl_simul (WIP).Tristan Gingold2015-01-166-268/+233
* Keep and handle simple name for Block_Specification.Tristan Gingold2015-01-166-588/+582
* disp_tree: add Max_Depth to limit recursion.Tristan Gingold2015-01-161-1/+6
* canon: fix after previous change (do not generate default config for for-gen)Tristan Gingold2015-01-161-1/+1
* PSL: add comments, scan endpoint.Tristan Gingold2015-01-153-4/+16
* Evaluation: implement array compare for discrete arrays.Tristan Gingold2015-01-151-11/+46
* Create the Sem_Qualified_Expression function.Tristan Gingold2015-01-151-24/+38
* parser: improve error message and recovery on = for default expression.Tristan Gingold2015-01-151-0/+7
* Evaluation: implement array comparaison (greater or less).Tristan Gingold2015-01-151-42/+98
* xrefs: adjust for vhdl08.Tristan Gingold2015-01-142-4/+20
* disp_vhdl: adjust for vhdl2008 (generate, bit string).Tristan Gingold2015-01-142-30/+94
* sem: fix Can_Collapse_Signals regression.Tristan Gingold2015-01-121-1/+5
* grt: improve --disp-signals-table output.Tristan Gingold2015-01-121-5/+9
* vhdl2008: expanded names in for-generate statements.Tristan Gingold2015-01-124-74/+81
* vhdl2008: handle expanded names in if-generate statements.Tristan Gingold2015-01-125-660/+1258
* Fix ticket #29: add instance label in created symbols name.Tristan Gingold2015-01-111-1/+3
* Handle overflow during evaluation of type conversion. Forward on 'image.Tristan Gingold2015-01-103-31/+57
* vhdl08: forbid simple block_specification for labeled if-generate statement.Tristan Gingold2015-01-106-77/+152
* vhdl08: block configuration for if-generate statements.Tristan Gingold2015-01-107-62/+177
* Canon: do not free old concurrent statement.Tristan Gingold2015-01-081-2/+0
* Handle vhdl08 if generate statementsTristan Gingold2015-01-077-416/+760
* Rework for vhdl08 generate: change rtis.Tristan Gingold2015-01-043-83/+196
* Initial rework for vhdl 2008 generate statements.Tristan Gingold2015-01-0320-719/+1304
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-25 08:55:28 +0000