aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl
Commit message (Expand)AuthorAgeFilesLines
...
* src: Add -Wpsl-uncovered option to optionally warn about uncovered PSL sequen...Ondrej Ille2021-03-221-9/+11
* vhdl-sem_types: fix staticness of constrained array. For #1689Tristan Gingold2021-03-211-7/+10
* vhdl: make standard.now impure for vhdl 2008. Fix #1691Tristan Gingold2021-03-201-5/+11
* vhdl: handle alias of protected objects. Fix #1688Tristan Gingold2021-03-192-8/+23
* vhdl-canon.adb: handle individual assoc in extract sensitivity. Fix #1684Tristan Gingold2021-03-131-0/+2
* Add a warning for processes without a wait statement. Fix #1677Tristan Gingold2021-03-081-7/+13
* synth: handle pow and arctan from ieee.math_real. Fix #1665Tristan Gingold2021-02-272-0/+6
* vhdl-sem_expr.adb: improve fix for #1664Tristan Gingold2021-02-271-4/+1
* vhdl-nodes.ads: add a commentTristan Gingold2021-02-271-0/+2
* vhdl-sem_expr: detect incorrect condition for vhdl08. Fix #1664Tristan Gingold2021-02-271-0/+3
* std_names: add async_abort and sync_abort. For #1654Tristan Gingold2021-02-211-6/+7
* vhdl-canon.adb: add a missing check on generic associations. Fix #1655Tristan Gingold2021-02-201-0/+3
* vhdl-nodes.ads: reorder fields of block_configuration to match grammarTristan Gingold2021-02-202-7/+7
* vhdl-evaluation.adb: use is_overflow_literal.Tristan Gingold2021-02-112-13/+21
* vhdl-sem_expr: avoid duplicate error messages for overflow in rangeTristan Gingold2021-02-111-4/+1
* vhdl-evaluation: factorize codeTristan Gingold2021-02-111-7/+5
* eval_is_range_in_bound: avoid crash in case of overflow. Fix #1640Tristan Gingold2021-02-111-2/+12
* pyGHDL: automatically format generated files with blackXiretza2021-02-101-0/+6
* vhdl-sem_stmts: avoid overflow. Fix #1639Tristan Gingold2021-02-101-3/+13
* vhdl-evaluation: minor simplificationTristan Gingold2021-02-101-3/+1
* vhdl-sem_psl: factorize code for onehot/onehot0 and stable/fell/rose.Tristan Gingold2021-02-093-105/+17
* Add support for PSL onehot/onehot0 functions (#1633)T. Meissner2021-02-0915-119/+246
* vhdl-sem_expr: remove assertion and change comment. Fix #1631Tristan Gingold2021-02-061-3/+4
* Update copyright headers for vhdl-elocations*Tristan Gingold2021-02-046-39/+33
* vhdl: recognize to_stdlogicvector. For #1628Tristan Gingold2021-02-042-6/+26
* trans-chap7.adb: handle universal integer/real multiplication. Fix #1624Tristan Gingold2021-01-291-0/+4
* trans-chap5: use value mode to get object bounds. Fix #1612Tristan Gingold2021-01-191-1/+1
* vhdl-sem_names: avoid duplicate messages for -fsynopsysTristan Gingold2021-01-161-0/+9
* update license headersumarcor2021-01-14165-1815/+1485
* vhdl-formatters: add realignmentTristan Gingold2021-01-114-6/+234
* Typo fixes in Ada code.Patrick Lehmann2021-01-102-46/+46
* vhdl: rework formatter engine, add 'ghdl fmt' commandTristan Gingold2021-01-097-459/+688
* src/vhd: remove use of chapter sign in comment to have on ASCII charactersTristan Gingold2021-01-0911-36/+36
* vhdl-parse_psl.adb: handle n_paren_prop in Psl_To_VhdlTristan Gingold2021-01-051-0/+4
* vhdl-parse.adb: improve diagnostic messagesTristan Gingold2021-01-051-1/+2
* vhdl: fix reprint of vhdl08 array element constraints.Tristan Gingold2021-01-057-271/+362
* vhdl-prints: avoid assertion on empty hbox for simple loopTristan Gingold2021-01-041-7/+16
* vhdl: recognize ieee.numeric_std_unsigned. For #1572Tristan Gingold2021-01-014-1/+136
* trans-chap3: also compute the size of record constraints for unbounded subtypesTristan Gingold2020-12-311-2/+23
* vhdl: improve error message for invalid record element constraint.Tristan Gingold2020-12-311-1/+1
* Rework initialization and finalization.Tristan Gingold2020-12-304-4/+16
* trans-chap3: compute size of subelements for unconstrained parent subtypesTristan Gingold2020-12-291-8/+39
* scripts: move 'pyGHDL/xtools' to 'scripts', update Makefiles and docs accordi...umarcor2020-12-281-15/+20
* libraries: Load_Std_Library: now return a status.Tristan Gingold2020-12-263-6/+34
* vhdl: handle locally static attributes on entity/architecture/configurationsTristan Gingold2020-12-088-279/+348
* vhdl: recognize logica vec/log and log/vec operators. For #1520Tristan Gingold2020-12-032-0/+96
* vhdl-sem_stmts: fix typo (#1518)Douwe den Blanken2020-11-201-1/+1
* vhdl-parse: improve error recovery on extra right parenthesisTristan Gingold2020-11-041-7/+21
* vhdl-parse: improve error recovery on tick.Tristan Gingold2020-11-041-0/+5
* vhdl-parse: do not skip token in case of error. Fix #1500Tristan Gingold2020-10-291-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-17 05:05:48 +0000