aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl
Commit message (Expand)AuthorAgeFilesLines
* simul: preliminary work to support PSL.Tristan Gingold2016-02-147-105/+323
* PSL: move canon code to canon.adbTristan Gingold2016-02-147-135/+308
* simul: return the exit status set by std.envTristan Gingold2016-02-141-2/+4
* simul: check for no unconstrained port/generic of top-level entity.Tristan Gingold2016-02-142-1/+30
* simul: make delayed signal elaborated.Tristan Gingold2016-02-101-0/+1
* simul: add support of e8.Tristan Gingold2016-02-109-170/+205
* simul: handle generic override.Tristan Gingold2016-02-103-20/+106
* evaluation: handle whitespace for 'value.Tristan Gingold2016-02-103-1/+54
* build_enumeration_value: correctly handle characters.Tristan Gingold2016-02-101-12/+22
* simul: handle slice in individual association for subprograms.Tristan Gingold2016-02-101-0/+11
* simul: fix type conversion to unconstrained array.Tristan Gingold2016-02-101-14/+35
* simul: fix corner cases for image.Tristan Gingold2016-02-101-100/+131
* simul: fix issue14.Tristan Gingold2016-02-101-10/+21
* simul: fix elaboration check for implicit signals.Tristan Gingold2016-02-101-0/+1
* simul: fix individual association for array.Tristan Gingold2016-02-091-3/+4
* simul: add missing canon.Tristan Gingold2016-02-091-3/+3
* simul: avoid stupid crashes in debugger.Tristan Gingold2016-02-091-2/+10
* PSL: handle and/or in boolean assertion.Tristan Gingold2016-02-093-19/+66
* Improve mixed dump of PSL and VHDL nodes.Tristan Gingold2016-02-092-14/+16
* A subtype of a resolved array type is resolved.Tristan Gingold2016-02-061-0/+3
* simul: handle vhdl 2008.Tristan Gingold2016-02-0610-164/+358
* simul: support of package instantiation.Tristan Gingold2016-02-064-11/+85
* sem_inst: add a comment.Tristan Gingold2016-02-061-0/+2
* simul: preliminary work for environments.Tristan Gingold2016-01-276-80/+57
* translation: use Tables instead of GNAT.Table.Tristan Gingold2016-01-271-4/+3
* simul: use Tables instead of GNAT.TableTristan Gingold2016-01-275-36/+24
* simul: handle declarations in configuration.Tristan Gingold2016-01-273-59/+68
* simul: fix attribute specification, noop type conversion, indiv sig assoc.Tristan Gingold2016-01-265-11/+37
* Fix check of conformance for physical units.Tristan Gingold2016-01-251-1/+4
* simul: handle default assignment to unconstrained ports.Tristan Gingold2016-01-243-109/+63
* Avoid a crash in physical type definition.Tristan Gingold2016-01-242-49/+57
* simul: fix various issues.Tristan Gingold2016-01-2412-255/+361
* Improve error message for invalid use of '%'.Tristan Gingold2016-01-191-4/+34
* Parse: detect ill-formed formal names. Fix bug24324.Tristan Gingold2016-01-191-0/+23
* simulate: fix handling of deferred constants.Tristan Gingold2016-01-194-19/+30
* Clean up some code and comments about constant declarations.Tristan Gingold2016-01-194-17/+6
* Improve error message for variable assignment.Tristan Gingold2016-01-191-1/+6
* Add support for conditional assignments.Tristan Gingold2016-01-1624-761/+1747
* Set type staticness for a constant declaration and attribute specification.Tristan Gingold2016-01-1110-268/+318
* vhdl08: maybe insert implicit condition operator in concurrent statement.Tristan Gingold2016-01-113-19/+49
* Reorder fields in signals for alignment.Tristan Gingold2016-01-091-3/+4
* Keep alias in use clauses. Fix issue 15.Tristan Gingold2016-01-071-1/+1
* Fix staticness for range attribute.Tristan Gingold2016-01-071-1/+1
* Overload resolution: reject invalid indexed names.Tristan Gingold2016-01-071-3/+33
* if/else: add debug line for elsif part.Tristan Gingold2016-01-061-0/+2
* Forbid protected types in elements or designated types.Tristan Gingold2016-01-031-1/+9
* Use WORK location for loading the elaborated unit.Tristan Gingold2015-12-302-2/+9
* Fix crash on issue9.Tristan Gingold2015-12-291-2/+2
* Remove unused code (scanner).Tristan Gingold2015-12-233-18/+3
* parse: remove unreachable code.Tristan Gingold2015-12-221-44/+8
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-03 16:24:16 +0000