aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/vhdl-utils.adb
Commit message (Expand)AuthorAgeFilesLines
* vhdl: add iir_kind_package_instantiation_bodyTristan Gingold2023-03-221-0/+1
* vhdl-canon: remove signal parameters for all-sensitized processes.Tristan Gingold2023-02-081-0/+7
* vhdl: reduce use of is_anonymous_type_definitionTristan Gingold2023-02-031-5/+12
* translate: rework translate_object_subtype_indication.Tristan Gingold2023-02-021-12/+17
* elab-vhdl_annotations: refactoringTristan Gingold2023-01-291-0/+1
* vhdl: add Is_Owned_Subtype_IndicationTristan Gingold2023-01-291-0/+29
* vhdl: clear associated_type in Sem_Generic_Association_ChainTristan Gingold2023-01-121-0/+59
* synth: handle vhdl-87 filesTristan Gingold2022-09-151-2/+8
* vhdl: add iir_kind_psl_boolean_parameter node. For #2178Tristan Gingold2022-08-151-0/+1
* vhdl: add support for file subtype. Fix #2174Tristan Gingold2022-08-111-0/+2
* vhdl: add support for default in interface subprogram. Fix #2163Tristan Gingold2022-08-071-0/+2
* vhdl-sem_names: allow element attribute on element attribute. Fix #2141Tristan Gingold2022-07-281-0/+2
* vhdl-nodes: renaming.Tristan Gingold2022-07-211-1/+1
* vhdl-utils(is_copyback_parameter): avoid a crash on file parameterTristan Gingold2022-06-011-6/+2
* vhdl: improve use of interface types. For #2070Tristan Gingold2022-06-011-0/+2
* vhdl: move Is_Copyback_Parameter to vhdl-utilsTristan Gingold2022-05-251-0/+10
* vhdl: add suspend state pseudo decl and stmt. WIP.Tristan Gingold2022-05-171-36/+38
* vhdl: avoid a crash after errors in associations for packagesTristan Gingold2022-04-221-3/+13
* vhdl-utils.adb: minor refactoringTristan Gingold2021-11-171-7/+3
* vhdl: Iir_Kind_Foreign_Module is now a library unitTristan Gingold2021-11-091-1/+2
* vhdl: parse PSL inherit spec. For #1899Tristan Gingold2021-11-041-0/+1
* vhdl-utils: minor renaming for homogeneityTristan Gingold2021-09-161-1/+1
* Fixed some typos (#1868)Patrick Lehmann2021-09-161-3/+3
* vhdl: move Get_Source_Identifier to vhdl-utilsTristan Gingold2021-09-151-0/+19
* vhdl: remove iir_kind_anonymous_signal_declaration (now unused)Tristan Gingold2021-08-241-4/+0
* vhdl-utils(free_recursive): only free the name (not the entity)Tristan Gingold2021-07-221-1/+1
* adjust previous commit (no identifier in Psl_Default_Clock)Tristan Gingold2021-07-011-0/+1
* vhdl-utils: element attribute is a type markTristan Gingold2021-05-251-1/+2
* vhdl-utils: an object alias may not have a subtype indication. Fix #1765Tristan Gingold2021-05-161-5/+10
* vhdl and libraries: add support for binding to a foreign moduleTristan Gingold2021-04-051-4/+9
* vhdl: add Iir_Kind_Foreign_ModuleTristan Gingold2021-04-051-0/+8
* Add base support for the attribue element in vhdl 08Anselmo952021-04-031-0/+6
* Add support for PSL onehot/onehot0 functions (#1633)T. Meissner2021-02-091-0/+2
* update license headersumarcor2021-01-141-11/+9
* vhdl: analyze subprogram instantiations. WIP. For #1470Tristan Gingold2020-09-261-0/+9
* vhdl: parse subprogram instantiations. For #1470Tristan Gingold2020-09-241-0/+2
* vhdl: replace base_type with parent_type in nodesTristan Gingold2020-07-221-13/+36
* vhdl: improve support of subtype attribute.Tristan Gingold2020-07-181-0/+53
* vhdl: parse PSL prev/stable/rose/fell builtin calls. For #662Tristan Gingold2020-06-021-68/+72
* vhdl-utils: factorize Get_File_Signature.Tristan Gingold2020-05-151-0/+101
* trans-chap7: Translate_Equality: also convert to base type for records.Tristan Gingold2020-05-131-0/+11
* types: introduce Direction_Type, which replaces Iir_Direction.Tristan Gingold2020-04-201-7/+7
* vhdl-prints: handle evaluated expression for qualified_expression.Tristan Gingold2020-04-181-0/+28
* synthesis: add option --vendor-library= for synthesis.Tristan Gingold2020-03-101-4/+2
* Fix regressions after previous commit.Tristan Gingold2020-03-011-0/+5
* vhdl: a function call is not an object. Fix #1138.Tristan Gingold2020-03-011-14/+23
* ams-vhdl: handle zoh, ltf and ztf attributes.Tristan Gingold2019-12-311-0/+30
* vhdl: improve support of AMS-vhdl (array and record natures, source quantities)Tristan Gingold2019-12-281-24/+83
* synth: improve support of arrays or arrays. Fix #955Tristan Gingold2019-10-011-13/+8
* vhdl: parse verification unit (WIP).Tristan Gingold2019-08-171-0/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-28 19:22:56 +0000