aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/translate
Commit message (Expand)AuthorAgeFilesLines
* trans-chap8: adjust conditions to pass parameters. Fix #2104Tristan Gingold2022-06-221-2/+9
* trans-chap7: translate anonymous subtype of overflow literal. Fox #2066Tristan Gingold2022-06-191-2/+6
* vhdl/translate: handle inertial association in recursive instantiationTristan Gingold2022-06-162-2/+16
* vhdl: handle 'element in 'range. Fix #2071Tristan Gingold2022-06-151-12/+47
* vhdl-canon: add Canon_Add_Suspend_StateTristan Gingold2022-05-261-1/+3
* trans_analyzes: add support for all processesTristan Gingold2022-05-151-85/+116
* fix: avoid "pragma Unreferenced given" warnings with GCC 12Xiretza2022-05-141-1/+1
* fix: avoid "unnecessary with of ancestor [-gnatwr]" with GCC 12Xiretza2022-05-141-1/+1
* trans_analyzes.adb: reindentTristan Gingold2022-05-121-3/+2
* vhdl: consider fully static record aggregates. Fix #2051Tristan Gingold2022-05-073-24/+74
* trans-chap2.adb: adjust owner_subtype for instantiations. Fix #2026Tristan Gingold2022-04-152-0/+39
* translate: adjust null access check: add an explicit check.Tristan Gingold2022-03-263-31/+52
* trans-chap6: add an explicit memory access during fat access deferenceTristan Gingold2022-03-251-0/+10
* trans-chap6.adb: fix minor typing issueTristan Gingold2022-02-261-2/+11
* trans-chap2.adb: handle Kind_Component in Copy_Info. Fix #1943Tristan Gingold2022-01-091-1/+8
* vhdl/translate: handle target aggregate with unbounded names. Fix #1914Tristan Gingold2021-11-244-22/+75
* Add commentsTristan Gingold2021-11-171-0/+2
* trans-chap7: convert to base type for array-element operation. For #1898Tristan Gingold2021-11-031-3/+5
* trans.adb: increased maximum identifier length. Fix #1894Tristan Gingold2021-10-161-1/+1
* Add explicit ?>= and ?> functions for translation.Brian Padalino2021-09-223-4/+8
* trans-chap8: fix iteration on an enumeration type with only one literal.Tristan Gingold2021-09-181-3/+9
* trans-chap8.adb: refactoring and clean-up. For #1514Tristan Gingold2021-09-182-46/+12
* trans-chap4: handle unbounded aggregate initial value to unbounded signal.Tristan Gingold2021-09-161-1/+30
* Fixed some typos (#1868)Patrick Lehmann2021-09-163-3/+3
* trans-chap7: improve handling of vector in aggregates. Fix #1493Tristan Gingold2021-09-141-32/+58
* trans-chap3: improve commentTristan Gingold2021-09-141-4/+4
* ortho: for slices, get element size from the result typeTristan Gingold2021-09-142-5/+11
* trans-chap7: improve handling of vector in aggregates. Fix #1453Tristan Gingold2021-09-121-23/+27
* trans-chap8: fix crash for slice in target aggregate. Fix #786Tristan Gingold2021-09-121-0/+4
* trans-chap7: improve support of aggregate. Fix #1843Tristan Gingold2021-09-101-10/+29
* trans-chap7: Handle unbounded elements in Translate_ConcatenationTristan Gingold2021-09-071-27/+98
* trans-chap3: add a stride parameter to index_array. For #1831Tristan Gingold2021-09-072-18/+21
* vhdl/translate: adjust slice names for unbounded arrays. Fir #1836Tristan Gingold2021-09-033-4/+25
* trans-chap9.adb: handle async_abort, sync_abort. Fix #1654Tristan Gingold2021-08-301-35/+111
* vhdl-evaluation: check integer evaluations fit in base type. Fix #1834Tristan Gingold2021-08-261-4/+9
* vhdl: remove iir_kind_anonymous_signal_declaration (now unused)Tristan Gingold2021-08-244-35/+15
* Rework inertial associations.Tristan Gingold2021-08-237-43/+223
* trans-chap3: handle (ignore) use clauses in protected types. Fix #1833Tristan Gingold2021-08-141-1/+2
* vhdl: introduce iir_kind_association_element_by_nameTristan Gingold2021-08-064-9/+11
* trans-chap7: handle strings in static array. Fix #1637Tristan Gingold2021-08-061-2/+2
* trans-chap3: do not create same range_var for enumeration subtype.Tristan Gingold2021-08-061-27/+41
* vhdl: adjust ownership of agrgegate element subtypes. Fix #1419Tristan Gingold2021-08-051-12/+28
* vhdl-sem_expr.adb: build element subtype for aggregate when possible.Tristan Gingold2021-08-031-1/+1
* trans-chap9: set line number for gcc. Fix #1817Tristan Gingold2021-07-191-2/+5
* vhdl-nodes: remove Identifier from Psl_Default_ClockTristan Gingold2021-06-301-3/+16
* vhdl: handle mod/rem for physical. Fix #1810Tristan Gingold2021-06-301-1/+5
* trans-chap3: add commentsTristan Gingold2021-06-071-2/+10
* trans-chap6: add a commentTristan Gingold2021-05-191-0/+1
* trans-chap4: add commentsTristan Gingold2021-05-161-0/+4
* trans-chap6: handle alias of unbounded record. For #641Tristan Gingold2021-05-131-1/+2
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-01 23:41:07 +0000