aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
Commit message (Expand)AuthorAgeFilesLines
* synth: fix selected signal assignment (use basetype).Tristan Gingold2019-10-051-1/+1
* synth: add support for comp. equal of two numeric signed (#966)T. Meissner2019-10-051-0/+4
* synth: support block declarations.Tristan Gingold2019-10-051-2/+16
* synth: minimal support for blocks. Fix #965Tristan Gingold2019-10-052-0/+19
* netlists-disp_vhdl: handle lsl, rol, asr, nand, nor.Tristan Gingold2019-10-041-0/+18
* netlists-disp_vhdl: add qualification when needed for =Tristan Gingold2019-10-041-5/+24
* netlists-disp_vhdl: handle empty operand for concat2, addTristan Gingold2019-10-041-1/+30
* netlists-disp_vhdl: handle id_negTristan Gingold2019-10-041-0/+2
* synth: preliminary work to support procedure calls.Tristan Gingold2019-10-041-118/+200
* synth: factorize code to read memories.Tristan Gingold2019-10-043-74/+47
* synth: regenerate ghdlsynth_gates.hTristan Gingold2019-10-031-1/+1
* synth-oper: convert type of unary operation operand.Tristan Gingold2019-10-033-4/+12
* synth: factorize code for synth_target.Tristan Gingold2019-10-031-86/+24
* netlists: rename id_memidx1 to id_memidxTristan Gingold2019-10-035-13/+13
* synth: remove unused wlen field of bound_type.Tristan Gingold2019-10-034-10/+1
* synth-inference: minor improvement.Tristan Gingold2019-10-031-10/+9
* synth-inference: fix handling of reset/preset chains inTristan Gingold2019-10-031-3/+7
* synth-oper: handle non-constant integer divisions.Tristan Gingold2019-10-031-2/+1
* synth-context: slightly relax assertion.Tristan Gingold2019-10-031-1/+12
* synth: replace memidx2 by addidx; handle some 2d arrays.Tristan Gingold2019-10-038-58/+115
* synth: rework synth_target.Tristan Gingold2019-10-021-26/+19
* synth: simplify dyn_insert.Tristan Gingold2019-10-025-18/+11
* synth: simplify id_dyn_extract.Tristan Gingold2019-10-025-22/+9
* synth: refactoring for memidx1.Tristan Gingold2019-10-023-32/+47
* synth: introduce memidx1Tristan Gingold2019-10-027-28/+35
* netlists: add memidx1 and memidx2 gates.Tristan Gingold2019-10-024-8/+101
* synth: fix extract_merge_partial_assigns.Tristan Gingold2019-10-021-5/+15
* netlists-disp_vhdl: handle Const_Log, add comments, fix assertion.Tristan Gingold2019-10-023-1/+28
* Regenerate ghdlsynth_gates.hTristan Gingold2019-10-021-19/+24
* netlists-disp_vhdl: display constant signals connected to user submodules.Tristan Gingold2019-10-011-0/+2
* synth: handle string subtype defined by a port. Fix #958Tristan Gingold2019-10-012-7/+20
* synth: fix in extract_merge_partial_assigns.Tristan Gingold2019-10-012-3/+10
* synth-environment-debug: add dump_partial_assign.Tristan Gingold2019-10-011-10/+17
* synth: fix a crash on choice by range for aggregate.Tristan Gingold2019-10-011-1/+2
* synth: add support for integer rem.Tristan Gingold2019-10-014-3/+12
* synth: handle selected element of const record.Tristan Gingold2019-10-011-5/+8
* synth: improve support of arrays or arrays. Fix #955Tristan Gingold2019-10-019-49/+102
* synth: handle range defined by high/low attributes. Fix #956Tristan Gingold2019-09-301-2/+2
* synth: improve support of * and /. Fix #953Tristan Gingold2019-09-303-2/+46
* synth-oper: implement >= and <= for uns/nat. Fix #952Tristan Gingold2019-09-301-0/+6
* synth-inference: handl 'EXPR and CLK' condition. Fix #951Tristan Gingold2019-09-301-2/+17
* synth-insts: refactoring.Tristan Gingold2019-09-301-40/+32
* synth-insts: create net object for input port. FixTristan Gingold2019-09-301-3/+14
* synth: renaming and minor refactoring.Tristan Gingold2019-09-304-74/+43
* synth: minor refactoring.Tristan Gingold2019-09-301-4/+4
* synth-expr: minor factorisation.Tristan Gingold2019-09-301-25/+19
* synth-decls: improve handling of subtype aliases forTristan Gingold2019-09-301-26/+42
* synth: check matching bounds for array equality. Fix #947Tristan Gingold2019-09-303-4/+56
* synth: convert subtype in alias declaration. Fix #946Tristan Gingold2019-09-301-2/+6
* synth: handle alias for is_const. Fix #948Tristan Gingold2019-09-301-2/+3