aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
Commit message (Expand)AuthorAgeFilesLines
* synth: merge value for type_vector and type_arrayTristan Gingold2022-05-2214-131/+107
* elab-vhdl_values-debug: improve debug_typ outputTristan Gingold2022-05-221-14/+37
* synth: use unidimentional arrays in type_acc. Factorize code.Tristan Gingold2022-05-2217-552/+340
* synth-vhdl_stmts: write generic procedure Assign_Aggregate.Tristan Gingold2022-05-212-14/+29
* synth-vhdl_expr: avoid a memocy copyTristan Gingold2022-05-211-3/+7
* synth/elab-vhdl_values: use a proper type for signal_indexTristan Gingold2022-05-195-7/+11
* synth-vhdl_stmts: avoid a crash after an error. Fix #2063Tristan Gingold2022-05-181-1/+4
* synth-vhdl_stmts: add comments about report statementsTristan Gingold2022-05-181-5/+51
* elab-vhdl_context: remove cur_stmt from contextTristan Gingold2022-05-172-21/+0
* synth-vhdl_stmts: add a commentTristan Gingold2022-05-171-0/+2
* synth-vhdl_oper: handle to_stdulogicvector for slv. Fix #2062Tristan Gingold2022-05-171-0/+1
* elab-vhdl_debug(disp_instance_path): can also display componentsTristan Gingold2022-05-162-7/+23
* elab-vhdl_debug: factorize code, make Put_Dir publicTristan Gingold2022-05-162-12/+6
* elab-vhdl_values: rename signal_index to signal_index_typeTristan Gingold2022-05-153-5/+5
* elab-vhdl_values-debug: add disp_type_shortTristan Gingold2022-05-152-8/+58
* elab-vhdl_debug: improve info signalsTristan Gingold2022-05-151-20/+19
* elab-debugger: add append_info_menu, to_numTristan Gingold2022-05-152-5/+50
* elab-vhdl_debug(disp_instance_path): show top-level unitTristan Gingold2022-05-151-13/+5
* elab-debugger: add append_menu_commandTristan Gingold2022-05-152-7/+29
* synth: elab-debugger__on.adb is now elab-debugger.adbTristan Gingold2022-05-152-975/+929
* grt: simplifies grt-readline, adjust casingTristan Gingold2022-05-151-6/+4
* elab-vhdl_stmts: change parent of generate_body for for-generateTristan Gingold2022-05-141-1/+1
* ghdlsimul: add and improve debuggerTristan Gingold2022-05-145-25/+461
* elab-vhdl_context: add get_instance_parentTristan Gingold2022-05-142-0/+10
* fix: avoid "pragma Unreferenced given" warnings with GCC 12Xiretza2022-05-141-1/+1
* fix: avoid "unnecessary with of ancestor [-gnatwr]" with GCC 12Xiretza2022-05-142-3/+0
* synth: implement file_open with statusTristan Gingold2022-05-123-0/+69
* synth-vhdl_stmts: export synth_targetTristan Gingold2022-05-122-35/+39
* synth-vhdl_expr: add an hook to get the value of a signalTristan Gingold2022-05-122-0/+9
* elab-vhdl_debug: also disp declarations in instancesTristan Gingold2022-05-121-4/+1
* elab-memtype.adb: identationTristan Gingold2022-05-121-1/+1
* synth: handle text file writeTristan Gingold2022-05-113-0/+93
* synth: add a flag to force creation of variablesTristan Gingold2022-05-115-9/+21
* synth: add current_stmt, minor reworkTristan Gingold2022-05-094-61/+99
* synth-vhdl_insts: handle interfaces of type interface type. Fix #2053Tristan Gingold2022-05-071-1/+12
* elab-vhdl_context: introduce signal_indexTristan Gingold2022-05-063-3/+12
* synth-vhdl_context: resize table before access. Fix #2049Tristan Gingold2022-05-021-6/+14
* netlists: fix incorrect access (realloc). Fix #2046Tristan Gingold2022-05-021-8/+11
* elab-vhdl_debug: also print objects in disp_hierarchyTristan Gingold2022-05-012-58/+139
* elab-vhdl_objtypes: fix restart of libghdlTristan Gingold2022-04-302-6/+23
* synth: avoid a crash after an errorTristan Gingold2022-04-292-0/+19
* elab-vhdl_insts: use block configuration from configurationTristan Gingold2022-04-291-3/+6
* synth: adjust elab-debugger__on.adbTristan Gingold2022-04-291-8/+4
* elab-vhdl_types: do not crash on signal resolverTristan Gingold2022-04-291-0/+3
* synth-vhdl_eval: handle all comparisons for enumsTristan Gingold2022-04-291-33/+29
* synth-vhdl_decls: handle attributes on input portsTristan Gingold2022-04-291-2/+10
* synth: extract elab-vhdl_debug from elab-debuggerTristan Gingold2022-04-293-465/+662
* elab-vhdl_insts: handle open unconstrained port associationTristan Gingold2022-04-291-0/+3
* synth-vhdl_stmts: handle static evaluation for cond variable assignmentTristan Gingold2022-04-281-18/+53
* netlists-memories: detect simple loop. Fix #2043Tristan Gingold2022-04-281-3/+10
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-07 00:27:53 +0000